

Digital Electronics Notes for GATE

* Basic Topics


- ① Logic gates
- ② Number System
- ③ Complementary Number representation and Binary Number.
- ④ Binary codes.
- ⑤ Boolean Algebra.
- ⑥ k-maps.

★ Logic Gate:

→ AND, OR, NAND, NOR, EX-OR, EX-NOR gates.

→ NAND & NOR are Universal gates.

① Equivalence / coincidence gate
 ⇒ EX-NOR gate




A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

$$Y = A \odot B$$

$$\therefore Y = \bar{A} \cdot \bar{B} + A \cdot B$$

② Staircase Connection :-
 ⇒ EX-OR gate Logic





A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

$$Y = A \oplus B$$

$$Y = \bar{A} \cdot B + \bar{B} \cdot A$$

③




→ $A \oplus \bar{B} = A \odot B$

④ Min no. of gates

	NAND	NOR
Ex-or	④	5
EX-NOR	5	④


⑤




Control 'x' = 1 If $x = 1 \rightarrow Y = \bar{A}$ (Inverter)
 $x = 0 \rightarrow Y = A$ (Buffer).

NOTE: For X-NOR it reverse.

⑥



$1 \oplus 1 \oplus 1 \oplus 0 \oplus 0 = 1$



↓
 $1 \odot 1 \odot 1 \odot 0 \odot 0 = 1$

NOTE:

→ Ex-OR output = 1 if Input has odd no. of 1's
 → Ex-NOR output = 1 if Input has Even no. of 0's.

→ Ex-NOR = Ex-OR if no. of Input Variables are odd.

E.g. = $A \oplus B \oplus C = A \odot B \odot C$


→ $\boxed{EX-NOR = \overline{EX-OR}}$

if no. of Input Variables
are even.


E.g. = $A \odot B \odot C \odot D = \overline{A \oplus B \oplus C \oplus D}$

⑦ Bubbled gates (Negative gates)


① Bubbled OR gate = NAND gate



② Bubbled AND gate = NOR gate





③ Bubbled EX-OR = EX-OR gate



8 Venn diagrams:


→ NOTE!




$F = \bar{A} \cdot \bar{B} + A \cdot B$

$F = A \odot B \rightarrow$ EX-NOR gate


9




10




* 11



① Positive Logic




Negative Logic



e.g. ECL Logic

\Rightarrow '0' = -1.8
 '1' = -0.8



NOTE: In negative logic, more negative value treated as logic '1' state. e.g. -1.8 \rightarrow Logic '1'
 -0.8 \rightarrow Logic '0'

Ex-1

③

If $A \cdot B = 0$; EX-OR gate behaves as

_____ logic gates?

$\rightarrow A \cdot B = 0$

$\Rightarrow A = 0, B = 1$

$A = 1, B = 0$

$A = 0, B = 0$

$A \cdot B = 1$

$A = 1, B = 1$

$\therefore A \oplus B = A\bar{B} + \bar{A}B = \overline{AB + \bar{A}\bar{B}}$
 $= \overline{0 + \bar{A}\bar{B}}$

$= A + B$


$= \text{OR gate}$

Imp


NOTE:

In TTL Logic family open input is accepted by the logic gate as '1'

(b) Find the value of $C = ?$



(c) Find output $F = ?$



Ans P' $F = 1$.

→ output at even gate is 1 and at odd gate is P'

→ After even no. gates → $OP \Rightarrow 1$ } it $IP = 01$.


After 20 gates → $OP = 1$.

if initial condition is reverse then 1 become 0 and it act as a buffer.

NOTE:

Open collector TTL will provide wired-AND operation.


for eg.



Ex - 2 Determine the Logic represented by the following Ckt.

(a) in +ve Logic.

(b) in -ve Logic.



A	B	Y
0	0	0V
+5	+5	+5V
+5	0	+5V
+5	+5	+5V

D_1, D_2, D_3 are ON.

D_2 ON, D_1 & D_3 are OFF

D_1 ON, D_2 & D_3 are OFF

D_1, D_2 ON, D_3 OFF.

$$Y = A + B = \text{OR gate.}$$

Ⓒ Positive Logic.

+5V \rightarrow '1'

0V \rightarrow '0'

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

\Rightarrow OR gate.

⑤ Negative Logic

+5 → '0'

0 → '1'



A	B	F
1	1	1
1	0	0
0	1	0
0	0	0

⇒ AND gate.

NOTE: (i) +ve logic OR gate = -ve logic AND gate

- | | | |
|-----------|---|-----------|
| +ve logic | | -ve logic |
| AND | → | OR |
| OR | → | AND |
| NAND | → | NOR |
| NOR | → | NAND |
| EX-OR | → | EX-NOR |
| EX-NOR | → | EX-OR |

⑥



NOTE:

a) Diode pointing

Outwards \Rightarrow AND gate

b) Diodes pointing

Inwards \Rightarrow OR gate.

★ Number

Systems: (Positional weighted Number System)

1) Decimal

Base / Radix
10 (0, 1, 2, ..., 9)

2) Binary

2 (0, 1).

3) Hexadecimal

16 (0, 1, ..., 8, 9, A, B, C, D, E, F).

4) Octal

8 (0, 1, ..., 6, 7).

Ex-1

\rightarrow Digit '6' \Rightarrow Base ≥ 7 .

~~$b=6 \Rightarrow 0, 1, 2, 3, 4, 5, 6$~~

$\hookrightarrow b=7 \Rightarrow 0, 1, \dots, 6.$

$\hookrightarrow b=8 \Rightarrow 0, 1, \dots, 6, 7.$

\hookrightarrow Digit '9' \Rightarrow Base $\geq 10.$

\hookrightarrow Digit 'E' \Rightarrow Base $\geq 15.$

NOTE:

Diode pointing

+ve Logic

-ve Logic



OR

AND



AND

OR

Ex-3

How many bits are required to represent a 32 digit decimal no.?

Ans:

$$2^n > 10^{32}$$

$$\therefore n \ln 2 > 32 \ln 10$$

$$n > 32 \left(\frac{\ln 10}{\ln 2} \right)$$

$$n > 106.30 \Rightarrow$$

$$\boxed{n=107}$$

Ex-4

Determine the base of the following relations.

① $24 + 17 = 40 \Rightarrow$ max digit \Rightarrow hence base ≥ 8 .

Let, base = b

$$\therefore (2b^1 + 4b^0) + (1b^1 + 7b^0) = (4b^1 + 0)$$

$$\therefore 2b + 4 + b + 7 = 4b$$

$$\therefore \boxed{b=11}$$

Note:

$$\begin{array}{l} 36_8 \xrightarrow{3 \times 8^1 + 6 \times 8^0} \\ AF_{16} \xrightarrow{10 \times 16^1 + 15 \times 16^0} \\ 24_b \xrightarrow{2 \times b^1 + 4 \times b^0} \end{array} \quad \times_{10}$$

$$\textcircled{b} \quad \sqrt{41} = 5.$$

→ Let, Base = b .

$$\sqrt{4 \times b^1 + 1 \times b^0} = 5 \times b^0$$

$$\therefore 4b + 1 = 25$$

$$4b = 24$$

$$\therefore \boxed{b=6}$$

\star
 \star
 \textcircled{c}

Roots of $x^2 - 11x + 22 = 0$ are 3 and 6

$b=?$ Max digit = 6, Base ≥ 7 .

Ans:

$$x(x-3)(x-6) = b$$

$$\therefore x^2 - 9x + 18$$

Let, roots are $x_1 = 3, x_2 = 6$.

$$\therefore x_1 + x_2 = -b/a$$

$$3_{\text{base}} + 6_{\text{base}} = -\frac{(-11)}{1} = 11_{\text{base}}$$

$$\therefore (3 \times \text{base}^0) + (6 \times \text{base}^0) = (\text{base} + 1)$$

$$\therefore 3 + 6 = \text{base} + 1$$

$$\boxed{\text{base} = 8}$$

(OR)

$$x_1 \cdot x_2 = c/a$$

$$\therefore 3_{b_1} \times 6_{b_1} = \frac{22}{1} = 22_{b_1}$$

$$\therefore 3 \times 6 = 2b_1 + 2$$

$$\therefore 18 = 2b_1 + 2$$

$$2b_1 = 16$$

$$\boxed{b_1 = 8}$$

Ex 5 What is the min decimal value of $11c_x = ?$

max digit c , so base ≥ 13 .

Ans:

$$(x^2 + x + 12x^0)_{10}$$

Base ≥ 13 .

$$= (x^2 + x + 12)_{10}$$

Min decimal occurs when base is minimum
i.e. $b = 13$.

$$\therefore = 13^2 + 13 + 12$$

$$= 194_{10}$$

Ex 6

$$\begin{array}{r} 1 \\ 1.24 \\ + 2.34 \\ \hline (10.1)_4 \end{array}$$

$$1. (2 \times 4^{-1}) = (1.5)_{10}$$

$$2. 3/4 = (2.75)_{10}$$

$$4 \cdot 25$$

↓

$$0.25 \times 4 = 1.0$$

↑

= 1

$$10 \cdot \left(\frac{2}{4} + \frac{5}{16} \right)$$

$$10 \cdot 1$$

Ex 7

$$\begin{array}{r} 3 \\ A80 \\ + 300 \\ \hline 200 \end{array}$$

$$B = 11$$

$$D = 13$$

$$24$$

$$A = 10$$

$$+ 3$$

$$+ 3$$

$$16$$

$$\begin{array}{r} 8 \cancel{2} 4 \\ \hline 3 \end{array} 0$$

$$\begin{array}{r} 8 \cancel{1} 6 \\ \hline 2 \end{array} 0$$

Ex 8

A

b)

$$\begin{array}{r} \overset{1}{A} B_H \\ + 3 D_H \\ \hline (E8)_{16} \end{array}$$

$$B = 11$$

$$D = \frac{13}{(24)_{10}}$$

$$\begin{array}{r|l} 16 & 24 \\ \hline & 1 \end{array} \quad 8$$

$$(18)_{16}$$

17

$$A = 10$$

$$+ 1$$

$$+ 3$$

$$\hline 14$$

$$\underline{\underline{E_x - 8}}$$

$$b=1 \quad \overset{11}{+ 1 D_H}$$

$$2 D_H$$

$$\begin{array}{r} - A E_H \\ \hline - 7 F_H \end{array}$$

$$D = 13$$

$$E = 14$$

$$11_{16} \rightarrow 17_{10}$$

$$\therefore 17 - 10 = 7$$

$$1 D_H = 29_{10}$$

$$- E_H = -14_{10}$$

$$\hline F_H \leftarrow 15_{10}$$

☆ Complementary Numbers Representation:

$$\rightarrow A - B = A + (-B)$$

$$A - B = A + (\text{Complement of } +B).$$

\rightarrow Base = 'r' system

$$\rightarrow (r-1)'s \text{ Complement} \Rightarrow r^n - r^{-m} - N$$

$$\rightarrow r's \text{ Complement} \Rightarrow r^n - N.$$

\therefore $N =$ given number.

$n =$ no. of digits in Integer part of N .

$m =$ no. of digits in Fractional part of N .

E.g.: Find 9's Complement of $835.27_{10} = ?$

$$\rightarrow r = 10, N = 835.27, \leftarrow \text{method-1}$$

$$\therefore n = 3, m = 2.$$

$$= 10^3 - 10^{-2} - 835.27$$

$$= 1000 - 0.01 - 835.27$$

$$= 164.72_{10}$$

NOTE:

$$\begin{array}{r} 999.99 \\ - 835.27 \\ \hline (164.72)_{10} \end{array}$$

method:-2

Ex-2 10's Complement $(352)_{10} = ?$

Ans: $(352)_{10}$


$R = 10$

we have to find $(R-1)$'s Comp.

$$\therefore \begin{array}{r} 10 \\ -3 \\ \hline 7 \end{array} \quad \begin{array}{r} 10 \\ -5 \\ \hline 5 \end{array} \quad \begin{array}{r} 10 \\ -2 \\ \hline 8 \end{array}$$

Ans: $= (758)_{10}$

Ex-3 find 2's Comp. of $x = 101101000$



Ex-4 $0110_2 - 0001_2$
 $6_{10} - 1_{10}$

Ans: $0110_2 + (\text{Complement of } 0001)$

\rightarrow By 1's complement

EAC

$$\begin{array}{r} 0110_2 = 6_{10} \\ + 1110 \leftarrow \text{1's Complement of } 0001_2 \\ \hline 0100 \\ + 1 \\ \hline 0101 = 5_{10} \end{array}$$

\rightarrow By 2's Complement

$$\begin{array}{r} 0110_2 \\ + 1111 \leftarrow \text{2's Comp. of } 0001_2 \\ \hline 0101 = 5_{10} \end{array}$$



~~EAC~~ is discarded. EAC = End Around Carry.


NOTE:

→ EAC doesn't occur when the result is -ve. i.e. Large value is subtracted from a small value.

1's Comp. form	2's Comp. form
→ +0 = 0000	→ +0 = 0000
-0 = 1's Comp. of +0 = 1's Comp. of 0000	→ $\bar{0}$ = 2's Comp. +0 = 2's Comp. 0000
→ -0 = 1111	→ -0 = 0000

★ Binary Numbers:

- 1) Unsigned numbers ⇒ 
- 2) Signed numbers ⇒ 



- ⇒ (a) signed magnitude form.
- ⇒ (b) 1's complement form.
- ⇒ (c) 2's complement form.

→ The Positive no. representation in all the above three forms is similar.

⇒ ⓐ sign magnitude form.

+5₁₀ = 0101
-5₁₀ = 1101.

ⓑ 1's Complement form.

+5₁₀ = 0101
-5₁₀ = 1's Comp. of +5
-5₁₀ = 1010

ⓒ 2's Complement form.

+5₁₀ = 0101
-5₁₀ = 2's Comp. of +5.
-5₁₀ = 1011.

Ex-1 Represent the following no. in 2's complement form:

- a) -17₁₀ b) -83.375₁₀.

Ans: a) +17₁₀ = ~~00~~010001 ^{for the sign.}

-17₁₀ = 2's Comp. of +17.
= 101111

-- 128 64 32 16 8 4 2 1.
0.5 0.25, 0.125...

- b) -83.375₁₀

→ 83.375 = 01100001 01010001. 011

4) 2's Comp. number 1000 is \Rightarrow -8?

\rightarrow 1000
 $= -8 + 0 + 0 + 0$
 $= -8.$

1000
 \downarrow 2's comp
 \rightarrow 1000
 $= -8.$

5) 1's Comp. no 10010 is ?

Ans:

10010
 \downarrow 1's comp
 \rightarrow 01101
 $= -13$

$-(2^4 + 2^3 + 2^2 + 2^1 + 2^0)$
 $1\ 0\ 0\ 1\ 0$
 \downarrow
 $-16 + 0 + 0 + 2$
 $= -13.$

GATE

(1) What is the equivalent 2's Comp. representation of a 2's comp. no. 1101 is ?

\rightarrow 2's Comp. no. \rightarrow 0011 1101 \Rightarrow -3
 $= +3.$


- (A) 101101 \rightarrow -19₁₀
- × (B) 001101 \rightarrow +13₁₀
- ✓ (C) 111101 \rightarrow -3₁₀
- × (D) 011101 \rightarrow +23₁₀

111101 2's
 $= 000011$
 $= -3.$

* Sign bit Extension:

\rightarrow In 1's & 2's Complement form the Sign bit can be extended towards left any no. of times without changing its value.


E.g. Consider 2's comp. no.



Ex-1 A 2's Comp. no. " $x_4 x_3 x_2 x_1$ " is copied into 6-bit register which of the following indicate the value of the register.

- (a) $11 x_4 x_3 x_2 x_1$.
- ✓ (b) $x_4 x_4 x_4 x_3 x_2 x_1$.
- (c) $00 x_4 x_3 x_2 x_1$.
- (d) None.

* Convert Byte to word (~~COW~~ CBW).



2) Convert Word to Double word. \Rightarrow (CWD).
 16 bit \downarrow 32 bit

Ex. 2
 \Rightarrow A register contain a 2's comp. no.


10100. if it is divided by 2 find the value of the reg.

Ans: 10100
 $= -16 + 4 = -12.$



$\therefore \frac{-12}{2} = -6.$

\therefore 2's comp = 6
 $-6 = 2's \text{ Comp. } +6$
 $= 2's \text{ Comp. } 00110$
 $= 11010$

Method-2:



Ex. 3



Overflow (Range of 2's Comp. nos. using 5 bit is exceeded.)



Range of number represents using 'n' bits.

1's Comp.
form,
sign mag. form

$$+ (2^{n-1} - 1) \text{ to } - (2^{n-1} - 1)$$

e.g. $n=5 \rightarrow +15_{10} \text{ to } -15_{10}$

2's Comp
form


$$+ (2^{n-1} - 1) \text{ to } -2^{n-1}$$

e.g. $n=5 \Rightarrow +15_{10} \text{ to } -16_{10}$

Note:

Range of sign mag. form
= Range of 1's Comp. form.

★ Binary Codes:




zero \rightarrow '0' \Rightarrow 30H = $\boxed{0110000_2}$

'A' \Rightarrow 41H = $\boxed{1000001_2}$

'a' \Rightarrow 61H = $\boxed{1100001_2}$

(1) Alphanumeric Codes.


(2) Numeric Codes.



→ used in IBM Computers.


2) Numeric Codes:

→ BCD (Binary Coded Decimals) Codes.




Decimal Digit	8 4 2 1	Excess-3
0	0 0 0 0	0 0 1 1
1	0 0 0 1	0 1 0 0
2	0 0 1 0	0 1 0 1
3	0 0 1 1	0 1 1 0
4	0 1 0 0	0 1 1 1
5	0 1 0 1	1 0 0 0
6	0 1 1 0	1 0 0 1
7	0 1 1 1	1 0 1 0
8	1 0 0 0	1 0 1 1
9	1 0 0 1	1 1 0 0
Invalid BCO	10 16	1 0 1 0 : : : 1 1 1 1

(1) Self Complementary.



(2) Sequential Codes:



→ The advantage of Ex-3 code is
 It is both sequential and self complementary.

→ During BCD addition output is invalid

- ✓ (1) If the result is greater than 9
- ✓ (2) If carry occurs during BCD addition

E.g. $68_{10} \rightarrow 0110\ 1000$ (Carry = 1 → Invalid)

$+ 58_{10}$	$+ 0101\ 1000$	$1100\ 0000$
126_{10}	$+ 0110\ 0110$	$1000\ 0110$
		<div style="display: flex; justify-content: space-around; width: 100%;"> ↓ ↓ </div>

> 9
↓
invalid

Ans → 126_{10}

(2) Find the no. of BCD correction = ?

@ 174_{10} (← 15) + 826_{10}

$+ 174_{10}$	$+ 1000\ 0010\ 0110$	$1001\ 1001\ 1010$	→ $> 9 \times$
1000	$+ 0110$	$1001\ 1010\ 0000$	
		<div style="display: flex; justify-content: space-around; width: 100%;"> ↓ ↓ </div>	
	$+ 0110\ 0000$	$1010\ 0000\ 0000$	
	$+ 0110\ 0000\ 0000$	$1000\ 0000\ 0000$	
	$+ 1000$	1000	

$= 1000_{10}$

* Excess-3 Addition

- ① If Carry occurs → Add 3₁₀
- ② If Carry doesn't occur → Subtract 3₁₀

e.g.

38 ₁₀	+ 3	01101011
+ 46 ₁₀	+ 3	01110110

+ 00110000		
+ - 00110011		

10110111		
↓ ↓		
11-3 7-3		
↓ ↓		
8 4		
⇒ 84 ₁₀		


* Gray Code (Reflected code) (Unit distance code) (Cyclic code).

1-bit Gray code ⇒ 2-bit Gray Code ⇒ 3-bit Gray code

0
1

00
01


11
10



→ Use of Gray Code:

- ✓ ① K-map
- ✓ ② Shift encoders
- ✓ ③ Error correction and detection
- ✓ ④ Genetic algorithm.

→ Shift encoders




8421
 7 → 0111
 8 → 1000

More chance to get error (or)
 All 4 bit should change

Gray code
 0100 }
 ↓
 1100 }
 ↓
 Less chance to get error or it is unit distance code.

★ Code Conversion

① Binary to Gray.



$$G_4 = B_4$$

$$G_3 = B_4 \oplus B_3$$


$$G_2 = B_3 \oplus B_2$$

$$G_1 = B_2 \oplus B_1$$

→ EX-OR → Modulo - 2 Addition


- 0 + 0 = 0
- 0 + 1 = 1
- 1 + 0 = 1
- 1 + 1 = 0

(2) Gray to Binary.




Ex-1 Represent $(743)_8$ in Gray code.

Ans:
 $(743)_8$
 \downarrow
 $(111100011)_2$
 $\begin{matrix} 7 & 4 & 3 \end{matrix}$



$\therefore (743)_8 = 100010010 \leftarrow$ Gray code.

Ex-2 Identify the following Code Converter.




$$\begin{aligned}
 Y_4 &= x_4 \\
 Y_3 &= x_4 \oplus x_3 \\
 Y_2 &= x_4 \oplus x_3 \oplus x_2 \\
 Y_1 &= x_4 \oplus x_3 \oplus x_2 \oplus x_1
 \end{aligned}$$


$\& \text{ G} \rightarrow \text{B}$

Ex-3 $b_4 b_3 b_2 b_1$ is a 4-bit binary no. What is the 2^n of the following e^ms.

- (1) $b_{11} = b_1$.
- $b_{22} = b_1 \oplus b_2$.
- $b_{33} = (b_1 + b_2) \oplus b_3$.
- $b_{44} = (b_1 + b_2 + b_3) \oplus b_4$.



So, Ans is 2's complement.



* Hamming Code (single Error Correcting Code):


$$2^k \geq m + k + 1$$

m = no. of message bits.
 k = no. of parity bits.

E.g. $m=4$ \Rightarrow No. of Parity bits $k=3$

Let, m_1, m_2, m_3, m_4

Let, P_1, P_2, P_3 .



- ✓ Choose ' P_1 ' such that 1, 3, 5, 7 = P_1, m_1, m_2, m_4 has odd parity.
- ✓ Choose ' P_2 ' such that 2, 3, 6, 7 = P_2, m_1, m_3, m_4 " " "
- ✓ Choose ' P_3 ' such that 4, 5, 6, 7 = P_3, m_2, m_3, m_4 has odd parity.

★
 Ex 1 (7,4) Hamming Code with odd parity
 for the message 1001.

→ 7 = total no. of bits.
 4 = no. of message bits.

	1	2	3	4	5	6	7
	P_1	P_2	1	P_3	0	0	1

Choose $P_1 = P_1, 1, 0, 1$ should have ^{odd} parity \Rightarrow Cho
 \Rightarrow Choose $P_1 = 1$

Choose $P_2 = 2, 3, 6, 7 = P_2 101$ " " " "
 \Rightarrow Choose $P_2 = 1$

Choose $P_3 = 4, 5, 6, 7 = P_3 001$ " " " "
 \Rightarrow Choose $P_3 = 0$

Corrected code: 1110001

★
 (b) (7,4) code hamming Code is received as

1110101

Ans: 4, 5, 6, 7 \Rightarrow 0101 \Rightarrow even parity $\Rightarrow C_3 = 1$
 (in error)

2, 3, 6, 7 \Rightarrow 1, 1, 01 \Rightarrow odd parity $\Rightarrow C_2 = 0$

1, 3, 5, 7 \Rightarrow 1, 1, 1, 1 \Rightarrow even parity $\Rightarrow C_1 = 1$
 (in error)

i.e. error occurred at $C_3 C_2 C_1 = 101 = 5^{th}$ position.

Received Code = 1110101 transmitted Code
 Corrected Code = 1110001 = 1001.

⇒ For Hamming Distance

a) For Correcting

't' errors:

$$\text{Hamming distance} \geq 2t+1.$$

b) For detecting

't' errors:

$$\text{Hamming distance} \geq t+1.$$

☆ Boolean Algebra:

⇒

'AND' Law

'OR' Law

Identity element ⇒

'1'

'0'

$$A \cdot 0 = 0$$

$$A + 0 = A$$

$$A \cdot 1 = A$$

$$A + 1 = 1.$$

⊙ Commutative Law:

⊙ $A + B = B + A.$

⊙ $A \cdot B = B \cdot A.$

NAND : ↑

$$A \uparrow B = B \uparrow A$$

$$\therefore \overline{A \cdot B} = \overline{B \cdot A}$$

⊙ $A \downarrow B = B \downarrow A$

⇒ Inhibition: (/)

$$\Rightarrow x|y = x \cdot \bar{y}$$



$$\boxed{\begin{array}{l} A|B \neq B|A \\ \therefore A \cdot \bar{B} \neq \bar{B} \cdot A \end{array}}$$

→ 'Inhibition is not Commutative.'

② Associative Law:

Dual

$$\begin{array}{l} (A+B)+C = A+(B+C) \\ (A \cdot B) \cdot C = A \cdot (B \cdot C) \end{array}$$

$$\begin{array}{ccc} \overset{1}{(A \uparrow B)} \uparrow \overset{0}{C} & \neq & \overset{1}{A} \uparrow (\overset{0}{B \uparrow C}) \\ \begin{array}{c} 0 \uparrow 0 \\ = 1 \end{array} & & \begin{array}{c} 1 \uparrow 1 \\ = 0 \end{array} \end{array}$$

→ The NAND and NOR operation are Commutative but not Associative.

③ Consensus Law:

$$\underline{A} \cdot \underline{B} + \underline{\bar{A}} \cdot \underline{C} + \underline{B \cdot C} = A \cdot B + \bar{A} \cdot C$$

$$\begin{aligned} \therefore A \cdot B + \bar{A} \cdot C + B \cdot C &= A \cdot B + \bar{A} \cdot C + B \cdot C \cdot (A + \bar{A}) \\ &= \underline{A \cdot B} + \underline{\bar{A} \cdot C} + \underline{ABC} + \underline{\bar{A}BC} \\ &= \underline{A \cdot B} + \underline{\bar{A} \cdot C} + \end{aligned}$$

$$\begin{aligned} &= ABC(1+C) + \bar{A}C(1+C) \\ &= AB + \bar{A}C \end{aligned}$$

$$\underline{x \cdot y} + \underline{\bar{y} \cdot z} + W V X Z = x \cdot y + \bar{y} \cdot z$$

Dual $(\underline{A+B}) \cdot (\underline{\bar{A}+C}) \cdot (\underline{B+C}) = (A+B) \cdot (\bar{A}+C)$

(4) Distribution Law:

→ $A \cdot (B+C) = AB + AC$
Dual $A + (B \cdot C) = (A+B) \cdot (A+C)$

i) $\underline{\bar{x}} + \underline{x \bar{y}} = (\bar{x} + x) (\bar{x} + \bar{y})$
 $\therefore \underline{\bar{x} + x \bar{y}} = \underline{\bar{x} + \bar{y}}$

(ii) $\underline{AB} + \underline{\bar{A}B}C = (AB + \bar{A}B) (A+B+C)$
 $= AB + C$

(5) Transposition Law:

→ $\underline{AB + \bar{A}C} = \underline{(\bar{A}+B) (A+C)}$
 $= \bar{A} \cdot A + \bar{A}C + AB + BC$
 $= AC + AB + BC$
 $= \bar{A}C + AB$ (\because Consensus Law)
 $= L.H.S$

→ $\underline{x \cdot y + \bar{y} \cdot z} = \underline{(x+\bar{y}) (y+z)}$

⑥ De Morgan's Law:

→ (a) NOR gate = Bubbled AND gate

$$\overline{A+B+C+\dots} = \bar{A} \cdot \bar{B} \cdot \bar{C} \dots$$

→ (b) NAND gate = Bubbled OR gate

$$\overline{A \cdot B \cdot C \cdot D \dots} = \bar{A} + \bar{B} + \bar{C} + \bar{D} + \dots$$

⑦ Shannon's Law:

→ To find Complement of a fun 'F'.

- (i) Find the Dual of F i.e. 'F_D'.
- (ii) Complement all variables.

Ex-1 $F = AB + BC + CA$ then $\bar{F} = \bar{A} \cdot \bar{B} + \bar{B} \cdot \bar{C} + \bar{C} \cdot \bar{A}$
[↓ (F)]

Ans: $F = AB + BC + CA$

$$\therefore \bar{F} = (\bar{A} + \bar{B}) \cdot (\bar{B} + \bar{C}) \cdot (\bar{C} + \bar{A})$$

$$= (\bar{A}\bar{B} + \bar{A}\bar{C}) \cdot (\bar{C} + \bar{A})$$

$$= \bar{A}\bar{B} + \bar{A}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{C}$$

$$= \bar{A}\bar{B} + \bar{A}\bar{C} +$$

i) $F_D = (A+B) \cdot (B+C) \cdot (C+A)$

$$\begin{aligned}
 (ii) \quad \bar{F} &= (\bar{A} + \bar{B}) (\bar{B} + \bar{C}) (\bar{C} + \bar{A}) \\
 &= (\bar{B} + \bar{A}\bar{C}) \cdot (\bar{C} + \bar{A}) \\
 &= \bar{B}\bar{C} + \bar{A}\bar{B} + \bar{A}\bar{C} + \bar{A}\bar{C} \\
 \therefore \bar{F} &= \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{C}\bar{A}
 \end{aligned}$$

☆☆
Ex-2 Simplify the following boolean expression to four literals.

$$\textcircled{1} \quad F = \underline{\bar{A}C} + \underline{\bar{C}D} + \underline{\bar{B}C} + \underline{AB} \rightarrow \underline{4 \text{ literals}}$$

Note: Literal: variable (or) complement of variables.

$$\text{Eg: } \underline{F(A, B, C)} \Rightarrow \underline{A, \bar{A}, B, \bar{B}, C, \bar{C}}$$

$$F = (\bar{A} + \bar{B})C + \bar{C}D + AB$$

$$F = \underline{\bar{A}\bar{B}} \cdot C + \bar{C}D + \underline{AB}$$

$$\therefore F = \underline{AB + C + \bar{C}D}$$

$$\boxed{F = AB + C + D}$$

Ex-3 Determine the number of two input NAND gates required to implement the following:

Ans:

$$a) \quad F = (\bar{X} + \bar{Y})(W + Z)$$

$$F = \underline{\underline{\bar{P}W \cdot \bar{P}Z}}$$

$$\therefore \bar{P} = \underline{\underline{(\bar{X} + \bar{Y}) \cdot (W + Z)}}$$

4 NAND gates req.

$$F = \bar{P} \cdot X \cdot Y \cdot (W + Z)$$

$$\therefore F = \underline{\underline{\bar{X} \cdot \bar{Y} \cdot W + \bar{X} \cdot \bar{Y} \cdot Z}} \quad P = \underline{\underline{\bar{X} \cdot \bar{Y}}}$$


(b) $F = A + AB + ABC.$

$= A + AB(1+C).$

$= A + AB.$

$= A(1+B)$

$\therefore \boxed{F = A}$



'0' NAND gates.

\Rightarrow 0 NAND gate is required.

~~★~~
~~★~~

(c) n -input AND gate = ?

NAND gates

\rightarrow 2 i/p AND $\Rightarrow F = \overline{A \cdot B} = \textcircled{2}$

3 i/p AND $\Rightarrow F = \overline{\overline{ABC}} = \overline{A \cdot B \cdot C} = \textcircled{3}$

4 i/p AND $\Rightarrow F = \overline{\overline{ABCD}} = \overline{A \cdot B \cdot C \cdot D} = \textcircled{4}$

\vdots
 n i/p AND \Rightarrow ~~for~~ $(2n-2)$ no. of 2 i/p NAND gates req.

Ex-# Implement EX-OR gate using minimum no. of \textcircled{A} NAND gate \textcircled{B} NOR gate.

Ans:

$\rightarrow A \oplus B = \overline{A} \cdot B + A \cdot \overline{B}$


$= \overline{A} \cdot B + A \cdot \overline{B} + \boxed{\overline{A \cdot A} + \overline{B \cdot B}}$

$= B(\overline{A} + \overline{B}) + A(\overline{A} + \overline{B})$

$= A \cdot \overline{AB} + B \cdot \overline{AB}$

$$\overline{F} = \overline{A \cdot \overline{AB} + B \cdot \overline{AB}}$$

$$\therefore F = \overline{A \cdot \overline{AB}} + \overline{B \cdot \overline{AB}}$$



(b) Using NOR gate:

$$F = A \oplus B$$

$$F = \overline{A(\overline{A+B}) + B(\overline{A+B})}$$


$$\therefore \cancel{F} = \cancel{A(\overline{A+B}) + B(\overline{A+B})}$$


$$F = \overline{(\overline{A+B})(A+B)}$$

$$= \overline{(\overline{A+B})(A+B)}$$

$$F = \overline{\overline{A+B}} + \overline{A+B}$$


∴ 5 NOR gate.






→ If complement of I/P variables are given
 i.e. \bar{A}, \bar{B} are available then only 3 NOR
gates are required to implement $A \oplus B$.

* X-NOR using min. no. of NOR gates!



* X-NOR using min. no. NAND gates!



* Minterms, Maxterms & Properties.

→ Minterms → Standard Product term.
 → maxterms → Standard Sum term.

⇒ Minterms → 8

$$m_0 \quad \begin{array}{ccc} 0 & 0 & 0 \\ \bar{A} & \cdot & \bar{B} & \cdot & \bar{C} \end{array}$$

$$m_1 \quad \begin{array}{ccc} 0 & 0 & 1 \\ \bar{A} & \cdot & \bar{B} & \cdot & C \end{array}$$

$$m_2 \quad \begin{array}{ccc} 0 & 1 & 0 \\ \bar{A} & \cdot & B & \cdot & \bar{C} \end{array}$$

$$m_3 \quad \bar{A} \cdot B \cdot C$$

$$m_4 \quad A \cdot \bar{B} \cdot \bar{C}$$

$$m_5 \quad A \cdot \bar{B} \cdot C$$

$$m_6 \quad \begin{array}{ccc} 1 & 1 & 0 \\ A & \cdot & B & \cdot & \bar{C} \end{array}$$

$$m_7 \quad \begin{array}{ccc} 1 & 1 & 1 \\ A & \cdot & B & \cdot & C \end{array}$$

$\begin{aligned} \text{Var} &= 1 \\ \overline{\text{Var}} &= 0 \end{aligned}$

Maxterms → 8

$$M_7 \quad \begin{array}{ccc} \phi & \phi & \phi \\ \bar{A} & + & \bar{B} & + & \bar{C} \end{array}$$

$$M_6 \quad \begin{array}{ccc} 1 & 1 & 0 \\ \bar{A} & + & \bar{B} & + & C \end{array}$$

$$M_5 \quad \begin{array}{ccc} 1 & 0 & 1 \\ \bar{A} & + & B & + & \bar{C} \end{array}$$

$$M_4 \quad \begin{array}{ccc} 1 & 0 & 0 \\ \bar{A} & + & B & + & C \end{array}$$

$$M_3 \quad \begin{array}{ccc} 0 & 1 & 1 \\ A & + & \bar{B} & + & \bar{C} \end{array}$$

$$M_2 \quad A + \bar{B} + C$$

$$M_1 \quad A + B + \bar{C}$$

$$M_0 \quad \begin{array}{ccc} 0 & 0 & 0 \\ A & + & B & + & C \end{array}$$

$\begin{aligned} \text{Var} &= 0 \\ \overline{\text{Var}} &= 1 \end{aligned}$

Ex-1 $F(A, B, C, D, E)$ and find $m_{23} = ?$, $M_{19} = ?$

Ans: $m_{23} = \begin{array}{ccccc} & 1 & 0 & 1 & 1 \\ & \bar{A} & \cdot & \bar{B} & \cdot & C & D & E \end{array}$

$$M_{19} = \begin{array}{ccccc} 1 & 0 & 0 & 1 & 1 \\ \bar{A} & + & B & + & \bar{C} & + & \bar{D} & + & \bar{E} \end{array}$$

* Properties:

① n-var Function \Rightarrow 2^n minterms
 2^n max terms.

② $M_j = \overline{m_j}$ and vice versa.

③ $m_i^D = M_{(2^n - 1 - i)}$.
 D = dual

e.g: $m_3 = \overline{A} B C'$

$M_3^D = \overline{A} + B + C$

$\therefore = M_4$

$M_3^D = M_{2^3 - 1 - 3}$

④ (a) Sum of all minterms = 1

i.e. $\sum_{i=0}^{2^n-1} m_i = 1$

④ (b) Product of all maxterms = 0 i.e.

$\prod_{j=0}^{2^n-1} M_j = 0$

BEL ★★

Ex-1

How many minterms are present at the o/p of ^{6 i/p} Ex-OR gate: $2^{6-1} = 32$ no. of minterms.

Ans:

$A \oplus B = A \cdot \overline{B} + \overline{A} \cdot B$

$A \oplus B \oplus \overline{A} \oplus \overline{B} = A \cdot \overline{B}$

$A \oplus B = m_1 + m_2$ [2 out of 4 minterms]

$\therefore A \oplus B \oplus C = m_1 + m_2 + m_4 + m_3$ [4 out of 8 minterms]

$\therefore A \oplus B \oplus C$
 n-input Ex-OR gate output contains = $\frac{2^n}{2}$
 (n) no. of output minterms

NOTE: Same for X-NOR.

Ex-2 How many boolean fⁿs can be formed using n-boolean variables?

Ans: 'n' Boolean variable \rightarrow Boolean functions = 2^{2^n}
 \downarrow
 $x = 2^n$ minterms $\rightarrow 2^x = 2^{2^n}$

F(A, B)

AB	F ₀	F ₁	F ₂	F ₃	F ₁₅
m ₀ ← 00	0	0	0	0		1
m ₁ ← 01	0	0	0	1		1
m ₂ ← 10	0	0	1	1		1
m ₃ ← 11	0	1	0			1

\downarrow (Null)
 \downarrow AND
 \downarrow Inhibition (A/B)
 \downarrow Transfer
 \downarrow Identity.

* Forms of Boolean Functions:

- Sum of Products (SOP) form \rightarrow DNF
 - Product of Sum (POS) form \rightarrow CNF
- Canonical (or) Standard SOP form (sum of minterms) \rightarrow DCF
 - Canonical (or) Standard POS form (product of max terms) \rightarrow CCF

\rightarrow DNF = Disjunctive Normal form

\leftarrow CNF = conjunctive normal form.

\leftarrow DCF = Disjunctive canonical form

\rightarrow CCF = Conjunctive Canonical form.

Ex-1 $F(A, B, C, D) = \bar{A} + \bar{A}C\bar{D} + \bar{B}C$ to Canonical SOP form.
(Sum of minterms) form

Ans: $F(A, B, C, D) = \bar{A}B + \bar{A}\bar{B} + \bar{A}BC\bar{D} + \bar{A}\bar{B}C\bar{D} +$

$F(A, B, C, D) = \bar{A} + \bar{A}C\bar{D} + \bar{B}C$

	\bar{A}	$\bar{A}C\bar{D}$	$\bar{B}C$
	↓	↓	↓
	\bar{A} ---	$\bar{A}C\bar{D}$	0000
			0010
$m_0 \leftarrow$	0 0 0 0	0 0 1 0	0 0 1 1
⋮	0 0 0 1	0 1 1 0	1 0 1 0 $\rightarrow m_{10}$
⋮	0 0 1 0 ✓		0 1 0 1 $\rightarrow m_{14}$
⋮	0 0 1 1 ✓		
⋮	0 1 0 0		
⋮	0 1 0 1		
⋮	0 1 1 0		
m_7	0 1 1 1		


$\therefore F(A, B, C, D) = \sum m(0, 1, \dots, 7, 10, 11) \leftarrow$ Can SOP form.

$\therefore F(A, B, C, D) = \prod M(8, 9, 12, 13, 14, 15) \leftarrow$ Can POS form.

Ex-2 Convert $F(A, B, C) = A \cdot B + \bar{A} \cdot C$ into Canonical POS form (product of maxterms)

Ans: $F(A, B, C) = \bar{A} \cdot B + \bar{A} \cdot C$

	$\bar{A} \cdot B$	$\bar{A} \cdot C$
	↓	↓
	000	100
	001	101 m_5



$$F = A \cdot B + \bar{A} \cdot C$$

~~$F = (A+B) \cdot (A+C)$~~

$$F = (\bar{A} + C) \cdot (\bar{A} + B)$$

$$F = \sum m(0, 2, 4, 5)$$

	A	B	C	
m_0	0	0	0	
m_2	0	1	0	
	A	B	C	
	0	0	1	m_4
	0	1	1	m_5



* Two Level Logic:

→ (a) SOP form:

$$F = AB + CD$$

AND-OR Logic



\equiv NAND-NAND Logic



(2) POS form:


$$F = (A+B) \cdot (C+D)$$

OR-AND Logic : \equiv NOR-NOR Logic



* Hybrid Logic.

$$F = AB + AC = A \cdot (B + C)$$



→ The advantages of two level logic is the propagation for all the input variables is same.


★ Types of Two Level Logic:

- Ex. (1) Degenerative
- (2) Non-Degenerative.

① Degenerative.

⇒ There are only one logical operation in o/p, then it is called Degenerative type.

e.g. NAND-NOR Logic



→ The advantages of Degenerative form is the fan-in of the gate is increase.

★ Karnaugh Maps (Veitch Diagram). 49

* 3-Variable K-Map:

$F(A, B, C)$

		BC			
		00	01	11	10
A	0	0	1	3	2
	1	4	5	7	6

Octet (group of 8 adj minterms).

Quad (group of 4 adj minterms).

Pair (group of 2 adj minterms).

Q: How many possible ways to get Quad of minterms?

Ans: **6.**

* 4-Variable K-Map

		CD			
		00	01	11	10
AB	00	0	1	3	2
	01	4	5	7	6
	11	12	13	15	14
	10	8	9	11	10

Possible Quads $\Rightarrow 24$

Possible Octets $\Rightarrow 8$


Possible Pairs $\Rightarrow 32$

(0, 2, 8, 10) \Rightarrow Quad

- | | |
|---------|------|
| Columns | Rows |
| ✓ 1, 2 | 1, 2 |
| ✓ 2, 3 | 2, 3 |
| ✓ 3, 4 | 3, 4 |
| ✓ 4, 1 | 4, 1 |



Ex-1 Simplify the following expression using mapping.

(a) $F(A, B, C) = \sum m(1, 4, 5, 6)$




$F = A\bar{C} + \bar{B}C$

(b) $F(A, B, C, D) = \sum m(0, 1, 2, 4, 5, 8, 9, 10, 12, 14, 15)$



(0, 9)



NOTE

The simplified expression obtained using SI
K-map is minimal but not unique.

Ex-1 a) $F(A, B, C) = \sum m(1, 2, 4, 7)$

b) $F_1(A, B, C) = \sum m(0, 3, 5, 6)$

Ans: 5

⊙

	Bc	00	01	11	10
A	0		1		1
	1	1		1	0

	A	B	C
m_1	0	0	1
m_2	0	1	0
m_4	1	0	0
m_7	1	1	1

$F = A\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}C + ABC$

$F = \bar{B}(A\bar{C} + \bar{A}C) + A(\bar{B}C + BC)$

$F = A \oplus B \oplus C$

- All minterms have odd no. of 1's.
- All minterms have even no. of 0's.

b)

	Bc	00	01	11	10
A	0	1		1	
	1		1		1

$F = \sum m(1, 2, 4, 7)$
 $\bar{F} = \sum m(0, 3, 5, 6)$
 $F = \bar{F} \oplus 1$

$F = A \odot B \oplus C$

$F_1 = \bar{F}$

Let, $Z = \overline{A \oplus B} = A \odot B$

$F_1 = \overline{A \oplus B \oplus C} = \bar{A} \odot \overline{B \oplus C}$

$F_1 = \bar{Z} \oplus C$



$F_1 = A \odot B \oplus C$ (or)

$F_1 = A \oplus B \odot C$

→ Minterms doesn't have odd no. zeros and even no. of 1's.


Ex-2 Represent $F = A \oplus B \oplus C \oplus D$ in Sum of minterms (Canonical form).

Ans: $F = A \oplus B \oplus C \oplus D$.



Ans: 8


A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0



$$F = \sum m(1, 2, 4, 7, 8, 11, 13, 14)$$

Hint: All above minterms have odd no. of ones.

Ex-3 Simplify the following terms: map:



$$F = \sum m(0, 3, 5, 6, 9, 10, 12, 15)$$

* All minterms contain even no. zeros


So, X-NOR gate.

$$F = A \odot B \odot C \odot D$$

Ex-4 In n-variable k-map a group of 2^m 1's form how many literals the resulting minterms.


Ans:

→ 3-var k-map →



$F=1$
So, 0 literals

→ 4-var k-map →



$F=0$
So, 1 literal.

→ n-var k-map → there are $n-3$ literals.
require for 8 minterms.

for pair → $n-1$ literals.


→ for quad → $n-2$ literals.

for ~~min~~ octet → $n-3$ literals.

Ex-5 Determine the simplified pos expression of F where, $F = \sum m(0, 2, 3, 4, 8, 10, 11, 14)$.

Ans: for pos.

∴ $F = \prod M(1, 5, 6, 7, 9, 12, 13, 15)$.



for max term

0 → var
var

$F = (\bar{B} + \bar{D}) \cdot (C + \bar{D}) \cdot (\bar{A} + \bar{B} + \bar{C}) \cdot (A + \bar{B} + \bar{C})$.

* Implicant:

- (i) Prime Implicant &
- (ii) Essential implicant

→ Implicant:



→ it is the set of all adjacent min terms.

E.g. octets, pairs.


* Prime implicant:

→ It is an implicant which is not a subset of another implicant.

e.g.
=



All 4 are prime implicants.




All are prime implicants.


* Essential Prime Implicants:

55

→ It is a prime implicant which contains at least 1 minterms which is not covered by another prime implicant.

e.g.



 ← is non-essential prime implicant and remaining are essential prime implicant.

* Non-Essential Prime Implicants:

① Redundant P.I (RPI).

→ It is a non-essential prime implicant whose minterms are covered by all essential P.I.


② Selective prime implicant:

→ It is a non-essential prime implicant whose minterms are covered by at least one non-essential P.I.

* Minimal Expression = EPI's + (optional) SPI

Ex-1 Determine the essential P.I. and minimal expression for the following f's.

Ans: ① $F(A, B, C) = \sum m(0, 1, 2, 5, 6, 7)$.



EP I's \rightarrow Null

RP I's \rightarrow Null

SP I's \rightarrow ①, ②, ③, ④

⑤, ⑥, ⑦


~~⑧~~

Minimal expression = ① + ② + ③

(or)

= ④ + ⑤ + ⑥

② $F(A, B, C, D) = \sum m(0, 1, 4, 5, 6, 8, 9, 10, 12, 14, 15)$




$\therefore F = ① + ② + ③ + ④ + ⑥ + ⑦$

$F = \bar{A}\bar{C} + B\bar{D} + A\bar{D} + \bar{C}\bar{B} + ABC$

★ Don't Care Condition:

→ In a digital system for a non-occurring i/p, the o/p can be considered as either 0 (or) 1 during its simplification and it is called the don't care condition.

$F_{A(B)} = \sum m(0, 2) + d(3)$




AB	F
00	1
01	0
10	1
11	1/0

← don't care condition.

Ex-1 Design BCD to 9's Comp. of BCD Code converter.

Ans:



0000
⋮
1001

Don't care { 1011 → x
⋮
1111 → x

	BCD				g's Comp. of BCD			
	A	B	C	D	W	X	Y	Z
0	0	0	0	0	1	0	0	1
1	0	0	0	1	1	0	0	0
2	0	0	1	0	0	1	1	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	0	1
5	0	1	0	1	0	1	0	0
6	0	1	1	0	0	1	0	0
7	0	1	1	1	0	0	1	1
8	1	0	0	0	0	0	1	0
9	1	0	0	1	0	0	0	1

(i) for W:

		CD			
		00	01	11	10
AB	00	1	1		
	01				
	11				
	10				

$$W = \bar{A}\bar{B}\bar{C}$$

(ii) for X:

$$X = \sum m(2, 3, 4, 5) + d(m(11, \dots, 15))$$

		CD			
		00	01	11	10
AB	00			1	1
	01	1	1		
	11	x	x	x	x
	10			x	x

$$X = B\bar{C}$$

(iii) $Y = C$

direct form T-T

(iv) $Z = \bar{D}$

direct form T-T

* NOTE:

→ The purpose of minimization is to reduce
the number of logic gates and no. of inputs.

$$\text{Ex-1 (i) } F_1(A, B, C) = \sum m(0, 2, 3, 5, 7) + d(1, 6, 7)$$

$$(ii) F_2(A, B, C) = \sum m(0, 1, 2, 3, 6) + d(4, 5, 7)$$

$$\text{Find } F_3 = F_1 + F_2$$

$$F_4 = F_1 \cdot F_2$$

$$\text{Ans: } (i) \sum m(0, 2, 3, 5) + d(1, 6, 7)$$

		BC	00	01	11	10
A	0		1	X	1	1
	1			1	X	X

$$F_1 = \bar{A} + C + B$$

$$(ii) \sum m(0, 1, 2, 3, 6) + d(4, 5, 7)$$

		BC	00	01	11	10
A	0		1	1	1	1
	1		X	X	X	1

$$F_2 = 1$$

$$\therefore F_3 = F_1 + F_2 = 1 + (\bar{A} + C) \cdot 1 = 1$$

$$F_4 = F_1 \cdot F_2 = F_1 = \bar{A} + C$$

(0/1)

$1 + d = 1$	$0 \cdot d = 0$
$0 + d = d$	$1 \cdot d = d$
$d + d = d$	$d \cdot d = d$

$$F_3 = F_1 + F_2 = \sum m(0, 1, 2, 3, 5, 6) + d(4, 7)$$

$$F_4 = F_1 \cdot F_2 = \sum m(0, 2, 3) + d(1, 6, 7, 5)$$



Ex-2 $F_1(A, B, C) = \sum m(0, 3, 5, 6) + d(2, 4, 7)$

$F_2(A, B, C) = \sum m(1, 2, 3, 6) + d(0, 5, 7)$


Ans: $F_3 = F_1 + F_2 = \sum m(0, 1, 2, 3, 5, 6) + d(2, 4, 7)$

$F_4 = F_1 \cdot F_2 = \sum m(3, 6) + d(0, 2, 5, 7)$

Ex-3 Determine the waveform at the o/p of the following logic ckt.



Ex-2




→ A ⇒

B ⇒

F ⇒

Actual output
↓
F ⇒






Digital Circuits


Combinational Ckt

Sequential Ckt.



→ Outputs = $F(\text{Present I/P})$

- E.g. = Code Converter,
 Adders & subtractors,
 Decoder, MUX,
 Mag. Comparators, PLA,
 Rom



→ Memory Seq. Ckt.

$O/P = F(\text{Present state, present inputs})$

$\text{Next state} = F(\text{Present state, present I/P.})$

→ Mooore Seq Ckt.


$O/P = F(\text{Present state only})$

$N.S. = F(\text{Present Inputs, present state.})$

- E.g. Shift register,
 Counters, calculators,
 MP, PC.

* Arithmetic Combinational CKT.

(1) Half Adder:




A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = \bar{A}B + A\bar{B}$$

$$S = A \oplus B$$


$$C = A \cdot B$$

⇒ Half Adder using NAND Gates.




So, 5 NAND gates required.

⇒ Half Adder using NOR gates



So, 5 NOR gates required


(2) Half Subtractor:




A	B	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$D = A \oplus B$$

$$B = \bar{A} \cdot B$$




⇒ Half Subtractor ~~Andree~~ using NAND gate only:




$$\begin{aligned} & \overline{B \cdot \bar{A} B} \\ &= \bar{B} + AB \\ &= A + \bar{B} = \overline{\bar{A} \cdot B} \end{aligned}$$

⇒ Half Subtractor using NOR gate only.



(3) Full Adder: (1 bit adder).




A	B	C _i	S	C _{i+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Carry Propagation: (0, 1, 0, 1, 0, 0, 1, 1) - values in the C_i column for rows 3-10.

Carry Generation: (1, 1, 0, 1, 0, 1, 1, 1) - values in the C_i column for rows 1-8.

$S(A, B, C_i) = \sum m(1, 2, 4, 7)$



$S = A \oplus B \oplus C; (0/2) \quad A \odot B \odot C;$

$$C_{i+1} = \sum m(3, 5, 6, 7)$$

$$= \bar{A}BC_i + A\bar{B}C_i + ABC_i + ABC_i$$

$$= C_i (\bar{A}B + A\bar{B}) + AB$$

$$\therefore C_{i+1} = C_i (A \oplus B) + AB$$

	BC _i			
	00	01	11	10
A			1	
0			1	
1	1	1	1	1


$$C_{i+1} = AB + BC_i + AC_i$$

NOTE: Full adder

- (i) Require 9 NAND gate
- (ii) Require 12 NOR gate

(4) Full Subtractor:

→



A	B	bi	D	bi+1
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$\rightarrow D(A, B, b_i) = \sum m(1, 2, 4, 7)$$

	$B b_i$			
	00	01	11	10
A				
0	0	1	1	0
1	1	0	0	1

$$D = A \oplus B \oplus b_i \quad (\text{or}) \quad A \odot B \odot b_i$$

$$\rightarrow b_{i+1}(A, B, b_i) = \sum m(1, 2, 3, 7)$$

$$b_{i+1} = m_1 + m_2 + m_3 + m_7$$

$$= \bar{A}\bar{B}b_i + \bar{A}B\bar{b}_i + A\bar{B}b_i + AB\bar{b}_i$$

$$= b_i(\bar{A}\bar{B} + AB) + \bar{A}B$$

$$b_{i+1} = b_i(A \odot B) + \bar{A}B$$

	$B b_i$			
	00	01	11	10
A				
0	0	1	1	1
1	0	1	0	0

$$\therefore b_{i+1} = \bar{A}B + Bb_i + \bar{A}b_i$$

NOTE:


Full subtractor

(i) Required 9 NAND gate


(ii) Required 12 NOR gate.

Ex-1 Implement Full Adder using HAs and Logic gates:

Ans:



≡



$$C_{i+1} = AB + C_i(A \oplus B)$$

1 Full adder = 2 Half adder + 1 OR gate

Ex-2 How many HA required to implement the following fⁿs.

$$F_1 = \bar{A}C + AB\bar{C} + \bar{B}C.$$

$$F_2 = A \oplus B \oplus C.$$

$$F_3 = \bar{A}BC + A\bar{B}C.$$

Ans: (i) $F_1 = \bar{A}C + AB\bar{C} + \bar{B}C.$

$$= \overline{AB} \cdot C + AB\bar{C}$$

$$= (\bar{A} \oplus \bar{B}) \cdot C$$


$$x = \overline{AB}$$

$$= \bar{x} \cdot C + xAB\bar{C}$$

$$F_1 = A \cdot B \oplus C \rightarrow$$

(ii) $F_2 = A \oplus B \oplus C.$

(iii) $F_3 = (\bar{A}B + A\bar{B})C = C \cdot (A \oplus B)$




* Binary Address:

- (1) Parallel binary Adder:
- (2) Carry Look Ahead Adder:
- (3) Serial Adder.


(1) Parallel binary Adder: (4 bit):

→ ~~IC = 74LS83~~

[IC = 74LS83]



~~3 FA~~ + 3 FA + 1 HA (OR)
4 FA



Q: How many HA. required to implement 4-bit parallel adder

Ans: 7 HA &

3 OR gate

Q.

→ In a 4 bit parallel binary adder a FA takes 32 ns to produce the sum and 14 ns to produce the carry. Determine
 (i) Time required for addition.
 (ii) the addition rate of the adder.

Ans: a)

Time required for Addition in N-bit parallel adder = $T = (N-1)t_c + \max(t_s, t_c)$.

⇒ $T = (4-1)14 + \max(32, 14)$
 $= 42 + 32$

$T = 74 \text{ ns}$

b) Addition Rate = $\frac{1}{T} = \frac{1}{74 \times 10^{-9}} \text{ Hz}$.

→ This can be used upto 4 bit.



→ Disadvantages:

→ as the size of the adder increases the Speed operation decreases as the carry

✓ has to propagate through all the FAs
 to overcome this we use Carry Look ahead
Adder.

(2) Carry Look Ahead Address:

→ Principle:



$$\rightarrow C_{i+1} = C_i (A \oplus B) + AB$$

$$P_i = A \oplus B = \text{Propogation of carry}$$

$$G_i = AB = \text{Carry generation}$$

$$\therefore C_{i+1} = C_i P_i + G_i$$

$$\rightarrow C_2 = C_1 P_1 + G_1 \quad \text{--- ①}$$



$$\rightarrow C_3 = C_2 P_2 + G_2$$

$$C_3 = C_1 P_1 P_2 + G_1 P_2 + G_2 \quad \text{--- ②}$$

$$\rightarrow C_4 = C_3 P_3 + G_3$$

→ $C_4 = C_1 P_1 P_2 P_3 + C_1 P_2 P_3 + C_2 P_3 + C_3$ — (3) 73

*



→ In Carry Look-Ahead time taken to generate the carries C_2, C_3, C_4 is same as they are implemented by 2 level Logic.


* Advantage:

→ Its Speed of operation is very high and doesn't depend on the size of the adder.

* Disadvantage:

→ It has more hardware complexity. To overcome this we use carry look ahead generator IC.

⇒ Carry Look Ahead generator IC



Carry Look Ahead Adder

$$S_i = A_i \oplus B_i \oplus C_i$$

$$S_i = P_i \oplus C_i$$

$$S_1 = P_1 \oplus C_1$$



$$S_2 = P_2 \oplus C_2$$

$$S_3 = P_3 \oplus C_3$$

$$S_4 = P_4 \oplus C_4$$

(3) Serial Adder: (sequential CKT)


→



$T = \text{CLK period}$

Time for 4-bit serial addition = $4T$

* 4-bit Parallel Adder/Subtractor.



(1) If $x=1 \Rightarrow$ Ex-OR gate \rightarrow Inverters

$\rightarrow A + 1's \text{ Comp of } B + (C_1=1)$

$\rightarrow A + (2's \text{ Comp of } B)$

$\Rightarrow \boxed{A - B} \rightarrow \boxed{\text{Binary Subtraction}}$

(2) If $x=0 \Rightarrow$ Ex-OR gate \Rightarrow Buffer

$\rightarrow A + B + (C_1=0)$

$= \boxed{A + B} \rightarrow \boxed{\text{Binary Adding}}$

Ex-1 Determine the f^n of the above 77 circuit if the inputs are as given below:

(a) $x=1$; $A = \text{Ex-3 code}$; $B = 0011 \Rightarrow \text{Function?}$

$$\begin{aligned} \Rightarrow A - B &= \text{Ex-3} - 0011 \\ &= \text{Ex-3} + (1100) + 1 \\ &= \text{BCD code.} \end{aligned}$$

Ex-3 to BCD Code Converter.

\therefore let, Ex-3 ^{of 4} \rightarrow $0111 \Rightarrow 0100 \rightarrow \text{BCD}$
 \uparrow
 Ex-3

$$\begin{array}{r} 111 \\ 0111 \\ + 1100 \\ + 1 \quad (C=1) \\ \hline 0100 \end{array} \Rightarrow 4_{10} = (0100)_{\text{BCD}}$$

(b) $x=1$, $A = 1001$; $B = \text{BCD} \Rightarrow \text{Function?}$

Ans: $A = 1001$, let, $B = \text{BCD of 3}$
 $B = 0011$.

$$\begin{array}{r} A \\ + 1 \\ \hline A - B = \begin{array}{r} 1001 \\ + 1100 \\ + 1 \\ \hline 10110 \end{array} \end{array}$$

$= 6_{10}$ which is 9's comp. of 3_{10}

\therefore So, BCD to 9's Comp. of BCD.

$$A + 1's \text{ comp of } B + C_1 = 1.$$


$$= A + (2's \text{ comp of } B).$$

$$= A - \text{BCD.}$$

$$= 9_{10} - \text{BCD}$$

$$= 9's \text{ Complement of BCD.}$$

(c)



\Rightarrow 1010 + 1's Comp. of BCD $C_i = 0$

= ~~1001~~ + 1 + 1's Comp. of BCD

\Rightarrow 1001 + 2's Comp. of BCD.

= 9₁₀ - BCD.

\rightarrow 9's Complement of CKT.


NOTE: The above 9's Complement CKT can be

Converted to a 10's Complement either

by choosing $C_i = 1$ (or) by choosing

A value as $A = 1011$

* BCD Adder




* Output is invalid BCD if


$$S_4 S_3 S_2 S_1 > 9 \text{ (or) } C_5 = 1.$$

	$S_2 S_1$			
	00	01	11	10
$S_4 S_3$				
00				
01				
11	1	1	1	1
10			1	1

→ i.e. output is invalid if

$$Y = S_4 S_3 + S_4 S_2 + C_5$$






→ Hence, one BCD adder requires ^{two} 4-bit parallel adders

* Ex-3 Adder

(1) If $C_5 = 1 \Rightarrow$ Add $\begin{matrix} \bar{C}_5 & \bar{C}_5 & C_5 \\ 0 & 0 & 11 \end{matrix}$

(2) If $C_5 = 0 \Rightarrow$ Subtract 0011
= Add 2's Comp of 0011
= Add $\begin{matrix} \bar{C}_5 & \bar{C}_5 & C_5 \\ 1 & 1 & 01 \end{matrix}$



* 2-Bit Magnitude Comparator:

→ The truth table of n bit magnitude comparator is not preferred for the design as the no. of rows in the table of 2^{2n} .



n -bit Mag Comparator \rightarrow No. of rows = 2^{2n}
 $= 2^{2n}$

*Q → How many possible way in 2 bit mag. comparator that $A > B$?

Ans:

	$A_2 A_1$	$B_2 B_1$	
	0 0	—	
	0 1	0 0	\rightarrow ①
	1 0	0 0 0 1	\rightarrow ②
	1 1	0 0 0 1 1 0	\rightarrow ③


So, 6 possibility that $A > B$.



① $A=B$ if $A_2 = B_2$ and ~~and~~ $A_1 = B_1$ 83

i.e. $A=B$ if $x_2 = 1$ and $x_1 = 1$.

i.e. $A=B$ if $x_1 \cdot x_2 = 1$.



② $A > B$ if $A_2 > B_2$ (or) $A_2 = B_2$ and $A_1 > B_1$.

i.e. $A > B$ if


$$A_2 \bar{B}_2 + x_2 \cdot A_1 \bar{B}_1 = 1 \quad \text{--- (2)}$$

③ $A < B$ if $A_2 < B_2$ (or) $A_2 = B_2$ and $A_1 < B_1$.

i.e. $A < B$ if

$$\bar{A}_2 B_2 + x_2 \cdot \bar{A}_1 B_1 = 1 \quad \text{--- (3)}$$

* Odd parity generator and parity checker.



P is chosen so that
 $A, B, C, P \rightarrow$ odd parity.

$F = 1$ if even parity
 $F = 0$ if odd parity
 occurs for A, B, C, P .

\rightarrow odd parity generator:

A	B	C	P
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

$$P(A, B, C) = \sum m(0, 3, 5, 6)$$



$$P = A \oplus B \oplus C$$

(or)

$$P = A \odot B \oplus C$$

A	B	C	P	F
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

$$F = \sum m(A, B, C, P)$$

$$= \sum m(0, 3, 5, 6, 9, 10, 12, 15)$$

	CD	00	01	11	10
AB	00	1		1	
01			1		1
11		1		1	
10			1		1


* All minterms have Even no of 0's.

$$\Rightarrow F = A \oplus B \oplus C \oplus P$$

* Decoder:

→ It converts the binary information on i/p lines to one or many o/p lines.

→ n to m decoder = (1 out of m decoders).




$E=0 \Rightarrow$ Decoder is enabled


$E=1 \Rightarrow$ Decoder is disabled

$$m \leq 2^n$$

* 2 to 4 decoder (Active High o/p).




* 2 to 4 decoder (Active Low o/p).



Most widely used in practice because it generate less noise compare to Active High Decoder.

⇒ Internal circuits:




* Decoders
⇒ AND, NAND gates.

Ex-1 Implement $F(A,B) = \sum m(0,2,3)$ using
 a decoder (a) with active high o/p.s
 (b) with active low o/p.s.


Ans: (a) With active high o/p.

A	B	F
0	0	1
0	1	0
1	0	1
1	1	1

m_0
 m_2
 m_3



(b) With active low o/p.




Ex-2 Implement a full Subtractor using a decoder with active Low outputs.

Ans:

$$D(A, B, b_i) = \sum m(1, 2, 4, 7).$$

$$B(A, B, b_i) = \sum m(1, 2, 3, 7).$$




Ex-3 How many 2 to 4 decoder required to construct 1 out of 32 decoder.

Ans: Short cut:



Required NO. of OIP	Given no. of OIP	No. of Decoders
$\frac{32}{4} = 8$		8
$\frac{8}{4} = 2$		+ 2
$\frac{2}{4} = 0.5 \approx 1$		+ 1
		<hr/>
		11

3 levels.



* Demultiplexer (one to many ckt, Serial to Parallel ⁹¹ converter)

1:4 Demux




→ A Demux is similar to a decoder.
 → A 1:4 Demux is converted to a 2 to 4

Decoder by making two changes.
 (1) selection of Demux are converted to the I/Os of 2 to 4 decoder.

(2) The demux input I is treated as active high enable of 2 to 4 decoder.

* Encoder:




Input selected \longrightarrow Output Code

If $D_1 = 1 \longrightarrow 000 \dots 01$

If $D_2 = 1 \longrightarrow 000 \dots 10$

If $D_1 = 1, D_2 = 1 \longrightarrow$ * Coding can not be performed.

Ex-1 Design octal to Binary encoder.



$$A = 0_4 + 0_5 + 0_6 + 0_7.$$

$$B = 0_2 + 0_3 + 0_6 + 0_7.$$


$$C = 0_1 + 0_3 + 0_5 + 0_7.$$

NOTE:

→ The encoder follows the OR Logic.

→ The limitation of encoder is it can't performed the coding if more than 1 input is active simultaneously. To overcome this, we use priority encoder.

* Priority Encoder:



	D ₃	D ₂	D ₁	D ₀	A	B	S
m ₀ ←	0	0	0	0	0	0	0
m ₁ ←	0	0	0	1	0	0	1
m _{2, m₃} ←	0	0	1	X	0	1	1
m _{4, m₅} ←	0	1	X	X	1	0	1
m _{6, m₇} ←	1	X	X	X	1	1	1

(b) Priority Encoder Table.

$$\rightarrow B(D_3, D_2, D_1, D_0) = \sum m(2, 3, \cancel{4}, \cancel{5}, \cancel{6}, \cancel{7}, 8, 9, 10, \dots, 15).$$

	$D_1 D_0$			
	00	01	11	10
$D_3 D_2$			1	1
00			1	1
01				
10	1	1	1	1
11	1	1	1	1

$$B = D_3 + \overline{D_2} D_1$$

$$\rightarrow A(D_3, D_2, D_1, D_0) = \sum m(4, 5, 6, 7, \dots, 15).$$

	$D_1 D_0$			
	00	01	11	10
$D_3 D_2$				
00				
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$$A = D_2 + D_3$$

$$\rightarrow S = \sum m(1, 2, 3, \dots, 15).$$

	$D_1 D_0$			
	00	01	11	10
$D_3 D_2$				
00	1	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$$\therefore S = \overline{D_3} + \overline{D_2} + \overline{D_1} + \overline{D_0}$$

$$S = D_3 + D_2 + D_1 + D_0$$

NOTE:

74LS 138 \Rightarrow $\left\{ \begin{array}{l} 3 \text{ to } 8 \text{ decoder} \\ (\text{Active low outputs}). \end{array} \right.$


74LS 148 \Rightarrow $\left\{ \begin{array}{l} 8 \text{ - input, } 3\text{-output} \\ \text{priority Encoder.} \end{array} \right.$

* Multiplexer:

(Many to one circuit,
parallel to serial converter).

*

4 : 1 MUX.



\therefore

A	B	F
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

\Rightarrow 4:1 MUX $\Rightarrow F = \bar{A}\bar{B}I_0 + \bar{A}BI_1 + A\bar{B}I_2 + ABI_3$

$$\therefore F = m_0 I_0 + m_1 I_1 + m_2 I_2 + m_3 I_3.$$

* E.g.: Given $I_0 = I_1 = 1$; $I_2 = I_3 = 0$.

$$\therefore F = m_0 \cdot 1 + m_1 \cdot 1 + 0 + 0.$$

$$\therefore F = m_0 + m_1.$$

$$\therefore F = \sum m(0, 1).$$

Ex-1 Implement the Sum of half Adder using 4:1 MUX.


Ans:

$$S(A, B) = \sum m(1, 2).$$

$$S(A, B) = m_1 + m_2$$

Choose $I_1 = I_2 = 1$ &


$$I_0 = I_3 = 0$$



Ex-2 Which of the following is implemented by the following mux.

- (a) Sum output of Full adder.
- (b) Carry output of Full adder.
- (c) Difference output of Full Subtractor.
- ✓ (d) Borrow output of Full Subtractor.


Q Summ exp. of 8:1 MUX



$$F = \sum m(1, 2, 3, 7)$$

Ex-2 What are the Logic gates represented by the following mux circuits.

Q



$$F = m_0 C + m_1 C + m_2 \bar{C} + m_3 \bar{C}$$

$$F = (\bar{A}\bar{B} + \bar{A}B)C + (A\bar{B} + AB)\bar{C}$$

$$F = \bar{A}C + AB\bar{C}$$

$$F = (\bar{A}C + AB\bar{C})$$

$$F = \bar{A}C + AB\bar{C}$$


$$F = (\bar{A}\bar{B} + \bar{A}B)C + (A\bar{B} + AB)\bar{C}$$

$$= \bar{A}C + A\bar{C}$$

$$F = A \oplus C$$

∴ XOR gate

(b)



$$\therefore F_1 = m_0 = \bar{x}_1$$


$$F_1 = \bar{x}_1$$

$$\begin{aligned} \therefore F &= F_1 \bar{x}_2 + x_2 x_1 \\ &= \bar{x}_1 \cdot \bar{x}_2 + x_2 x_1 \end{aligned}$$

$$\therefore \boxed{F = x_1 \oplus x_2}$$

Ex-4 Determine the output of the following MUX.

Ans:



Z=0 enable
Z=1 disable.



$$\begin{aligned} F &= (m_0 + m_1) X \\ &\quad + m_2 Y + m_3 \bar{Y} \\ &= (\bar{S}_1 \bar{S}_0 + \bar{S}_1 S_0) X \\ &\quad + S_1 \bar{S}_0 Y + S_1 S_0 \bar{Y} \\ &= \bar{S}_1 X + S_1 \bar{S}_0 Y + S_1 S_0 \bar{Y} \\ &= \bar{S}_1 X + S_1 Y + 0 \\ &= XY + 0 \end{aligned}$$

\Rightarrow $F = x \cdot y \cdot \bar{z}$


$\Rightarrow z=0 \rightarrow \text{enable.}$
 $z=1 \rightarrow \text{disable.}$

Ex-5 How many 4:1 mux required to construct 128:1 MUX.

Ans: $\frac{\text{Required No. of Inputs}}{\text{Given No. of I/P}}$



(b) 2:1 MUX \longrightarrow 2^n :1 MUX.



So, $\boxed{2^n - 1}$ 2:1 MUX required for 2^n :1 MUX.

Ex-5 How many 2^1 :1 MUX are req. to realize

- (a) AND gate
- (b) OR gate
- (c) EX-OR gate.

Ans:

$$F = \bar{A}I_0 + AI_1$$


$$F = AB$$

$$F = AB + 0 \cdot \bar{A}$$

$$F = 0 \cdot \bar{A} + B \cdot A$$

$$F = \bar{A}I_0 + AI_1$$

So, $I_0 = 0$, $I_1 = B$.



(b) OR gate:

$$\therefore F = \bar{A}I_0 + AI_1$$


$$F = A + B.$$

$$= A + \bar{A}B$$

$$F = \bar{A}B + A \cdot 1.$$

$$\therefore F = \bar{A}I_0 + A \cdot I_1$$


\therefore So, Choose $I_0 = B, I_1 = 1.$



(c) Ex-OR gate:


$$\rightarrow F = \bar{A}B + A\bar{B} = A \oplus B.$$

\uparrow \uparrow
 I_0 I_1



Ex-6 Implement $F(A, B, C, D) = \sum m(0, 1, 3, 5, 6, 10, 11, 13, 14)$ using 4:1 MUX.

Ans:



Method - 1

AB =		00	01	10	11
		I_0	I_1	I_2	I_3
00	$\bar{C}\bar{D}$	0	4	8	12
01	$\bar{C}D$	1	5	9	13
10	$C\bar{D}$	2	6	10	14
11	CD	3	7	11	15
		$\bar{C}\bar{D} + \bar{C}D + CD$ $= \bar{C} + D$	$C\bar{D}$	C	$C \oplus D$


If A, B are selection line

Method :- 2

		00	01	11	10
AB	00	1	1	1	
	01		1		1
	10		1	1	1
	11			1	1

$\rightarrow I_0 = \bar{C}\bar{D} + \bar{C}D + CD = \bar{C} + D$
 $\rightarrow I_1 = \bar{C}D + C\bar{D} = C \oplus D$
 $\rightarrow I_2 = \bar{C}\bar{D} + C\bar{D} = C \oplus D$
 $\rightarrow I_3 = CD + C\bar{D} = C$


→ NOTE: If C & D are selection lines



Ex-1 $F(A, B, C) = \sum m(0, 3, 5, 6)$ using 4:1 mux.


Ans:

Method-I:



	I_0	I_1	I_2	I_3
\bar{A}	0	1	2	3
A	4	5	6	7
\bar{A}	1		A	\bar{A}


Method-II (K-MAP)



Ex-2 In the following Mux tree, determine the

★ values of $P, Q, R, S = ?$

Where, $F(A, B, C) = \sum m(1, 2, 4, 5, 6)$.



$$\therefore F = \bar{A} (\bar{B}P + BQ) + A (\bar{B}R + BS)$$

$$\therefore F = \bar{A}\bar{B}\bar{P} + \bar{A}BQ + A\bar{B}R + ABS$$

AB	00	01	11	10
0	0	1	1	1
1	1	3	7	13

$$I_0 = C \quad I_1 = \bar{C} \quad I_2 = \bar{C} \quad I_3 = C$$

$\uparrow \quad \quad \uparrow \quad \quad \uparrow \quad \quad \uparrow$
 $P \quad \quad Q \quad \quad R \quad \quad S$

$$F = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + ABC$$

$$\therefore F = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A$$

Ex-2 Using $n=1$ MUX we can implement 105
all ' $\log_2 N$ ' variable functions and
Some of " $\log_2 N + 1$ " variable functions
[T/F].


Ans: let, $n=1$ MUX
So, $\log_2 4 = 2$

→ True : because the other functions required
external logic gates along with MUX.

* ROM (Read only Memory).

⇒ Decoder + Prog. OR gates } = ROM.
 (Fixed AND gates) (encoder)

→ ROM is a Combinational circuit and we can use it to implement sum of minterms expression as shown in the following example:




$$F_1(A, B, C) = \sum m(0, 1, 7)$$


$$F_2(A, B, C) = \sum m(6, 7)$$

$$\text{size} = 2^3 \times 2 = 16$$

⇒ Read only memory



⇒



→ Rom size indicates that how many bits can be stored.

Ex-1 Determine the size of the Rom for the following functions.

① Rom of 3 bit binary multiplier.

②



$$y = 6$$

$$7_{10} * 7_{10} = 49_{10}$$

$$2^y > 49$$


$$y = 6$$

$$\therefore \text{Rom size} = 2^x \times y = 2^6 \times 6 = 384.$$

② Rom as 4-bit squarer.

Ans:

$$x = 8$$



$$\begin{array}{l} \cancel{64} \\ 1111 \\ 1111 \\ \cancel{6} \end{array} \quad \begin{array}{l} \cancel{64 \times 64} \\ \underline{4 \times 4} \\ 2 \times 2 \end{array} \quad y = 8$$

$$\cancel{x = 4} \quad \cancel{2^4 \times 8 = 16 \times 8 = 128}$$

$$15 \times 15 = 225_{10}$$


$$2^y > 225$$

$$y = 8, \quad x = 4$$

$$\therefore \text{size} = 2^4 \times 8 = 128.$$

* PLA (Prog. Logic Array):

⇒ Prog. AND gates + Prog. OR gates.



$$F_1(A, B, C) = A\bar{C} + \bar{B}\bar{C}$$

$$F_2(A, B, C) = \bar{A}B + A\bar{C}$$

Product terms →


$$P_1 = A\bar{C}$$

$$P_2 = \bar{B}\bar{C}$$

$$P_3 = \bar{A}B$$

PLA size ⇒ (3 inputs, 3 product terms, 2 outputs).

Ex-1 In the following PLA Determine the product terms P_1, P_2, P_3, P_4, P_5



$$F_1(A, B, C) = \bar{A}\bar{B}\bar{C} + A\bar{B}C + AB$$

$$= \bar{A}\bar{B}\bar{C} + (\bar{B}C + B)A$$

$$= \bar{A}\bar{B}\bar{C} + AC + AB$$

$$= B(\bar{A}\bar{C} + A) + AC$$

$$F_1(A, B, C) = \bar{B}\bar{C} + AB + AC = \bar{B}\bar{C} + AC$$

$$F_2(A, B, C) = \bar{A}\bar{B}\bar{C} + ABC + \bar{A}C$$

$$= \bar{A}\bar{B}\bar{C} + C(A\bar{B} + \bar{A})$$

$$= \bar{A}\bar{B}\bar{C} + C(\bar{B}\bar{C} + B) + \bar{A}C$$

$$= \bar{A}(\bar{B}\bar{C} + B) + \bar{A}C$$

$$= \bar{A}(\bar{C} + B) + \bar{A}C$$

$$F_2 = \bar{A}\bar{C} + \bar{A}B + BC = \bar{A}\bar{C} + BC$$

$$F_3 = \bar{A}\bar{B}\bar{C} + BC + A\bar{B}C$$

$$= \bar{A}\bar{B}\bar{C} + C(A + B)$$

$$= AC + BC + \bar{A}\bar{B}\bar{C}$$

$$= AC + B(C + \bar{A})$$

$$= AC + BC + \bar{A}B$$

$$= AC + \bar{A}B$$

F1 =

	BC			
	00	01	11	10
A	0	0	0	1
1	0	1	1	0

F1 = AC + BC'

F2 =

	BC			
	00	01	11	10
A	0	1	1	0
1	0	0	1	0

F2 = A'B + BC

F3 =

	BC			
	00	01	11	10
A	0	0	1	1
1	0	1	0	0

F3 = AC + A'B

∴ P2 = AC, P1 = BC', P3 = A'B

P4 = A'B, P5 = BC OR

P5 = A'B, P4 = BC

size = (3, 5, 3) (2 IP product term) (1 OP)

* PAL: Prog. AND gate + fixed OR gate.

GRAL: Generic Array logic

= Prog. AND gates + fixed OR gate

+ Prog. Output Logic

(E.g. Tri-state O/P, Normal d/p etc).

Ex-1 How many invalid i/p combinations occur at input of BCD adder?

Ans: - No. of Invalid BCD combinations at Input.

$$= \text{Total Input combinations} - \text{No. of Valid combinations.}$$


$$= (16 \times 16) - (10 \times 10)$$

$$= 156.$$

* Overflow:

- overflow is used in signed arithmetic.
- overflow occurs whenever the result exceeds the range of signed no.s.
- The overflow condition can be verified by the following methods:

①



If $x=1$ and $y=0$ } overflow occurred.
(or)
 $x=0$ and $y=1$



① Overflow occurs if 2 +ve no.s are 113 added the result is -ve or 2 -ve no.s are added the result is +ve.

E.g. Consider 2's comp. nos.

① $y=1$ $x=0$

$$\begin{array}{r} 1 \ 0 \ 1 \ (-3) \\ + \ 1 \ 1 \ 0 \ (-2) \\ \hline 0 \ 1 \ 1 \end{array}$$

Overflow occurred (or)
Two -ve nos are added result is +ve

② $y=0$ $x=1$

$$\begin{array}{r} 0 \ 1 \ 0 \ (2) \\ + \ 0 \ 1 \ 1 \ (3) \\ \hline 1 \ 0 \ 1 \ (-3) \end{array}$$

Overflow occurred (or)
Two +ve nos are added result is -ve

③ $y=1$ $x=1$

$$\begin{array}{r} 1 \ 1 \ 0 \ (-2) \\ + \ 1 \ 1 \ 0 \ (-2) \\ \hline 1 \ 0 \ 0 \ (-3) \end{array}$$

No overflow

Ex-1

$$\begin{array}{r} x \\ + \ y \\ \hline z \end{array}$$

Overflow


If $x=1, y=1$ but $z=0$ (or)

$x=0, y=0$ but $z=1$

Expression for overflow i.e. $\bar{x} \cdot \bar{y} \cdot z + x \cdot y \cdot \bar{z}$

★ Sequential Circuits: (1 bit memory elements)


⇒ * S-R Latch:



S	R	Q
0	0	No Change
0	1	0
1	0	1
1	1	Impeditive state

(∵ $Q = \bar{Q} = 0$).


⇒



*


S	R	Q
0	1	0
1	0	1

Ex-1 In the following X-Y Latch initially $x=1$ & $y=1$. Determine the outputs P & Q. If the Y input is change as 0,1,0,1,0,1,....



so, P is fixed at $p=0, q=1$.

Ex-2 In the following X-Y Latch the seq. of inputs are $xy = 01, 00$ and 11 - determine the values of P & Q.






10, 10, 00.
10, 11, 00.

X	Y	PQ
0	1	10
0	0	11
1	1	01

(OR)
 01 ← If gate 1 is faster than gate 2.
 10 ← If gate 2 is faster than gate 1.

* clocked S-R flip flop:

→ Synchronized latch is called flip-flop.



$T =$ clock period

$\frac{1}{T} = f =$ clock freq.



* Truth table:

S	R	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	Ambiguous state

do not apply.

* Characteristic Table:

S	R	Q(t)	Q(t+1)
0	0	0	0
0	0	1	φ
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X




$$Q(t+1) = S + \bar{R}Q(t)$$

* Clocked D-flip flop:

→ used in shift Register

→ D → Data, Delay.



* Truth table:

D	Q(t+1)
0	0
1	1

Annotations: A circle containing 'S=0, R=1' has an arrow pointing to the first row (D=0). Another circle containing 'S=1, R=0' has an arrow pointing to the second row (D=1).


* Characteristic table:

D	Q(t)	Q(t+1)
0	0	0
0	1	0
1	0	1
1	1	1


* Characteristic equation:

$$Q(t+1) = D$$

* Clocked J K - Flip Flop.



(0/2)



* Truth table:


S	R	$Q(t+1)$
J	K	
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$\bar{Q}(t)$

* Characteristic Table:

J	K	Q(t)	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0


Logic

* Characteristic Equation:




$$Q(t+1) = J \cdot \overline{Q(t)} + \overline{K} \cdot Q(t)$$

*



* Clocked J-Flip-Flop:



* Truth Table:

T	Q(t+1)
0	Q(t)
1	$\overline{Q(t)}$

* Characteristic Table:


T	Q(t)	Q(t+1)
0	0	0
	1	1
1	0	1
	1	0

} Q(t)
} $\overline{Q(t)}$


* Characteristic eqn:

$$Q(t+1) = T \oplus Q(t)$$



Q



Q



* Asynchronous (or) Direct Inputs → Preset (Pr), Clear (Cr).



CLK	Pr	Cr	Q
0	0	1	1
0	1	0	0
1	1	1	depends on FF I/p.

* Setup, Hold times of FF.



(1) Setup time:

→ It is the minimum time by which the Input should come ahead of the clocked input.

(2) Hold time:

→ It is the minimum time for which the input should be maintained constant after applying the clock pulse.


→ If setup time and hold times are not satisfied then the FF enters into metastable state i.e. neither zero nor '1' output.



* Propagation Delay for FF.


→ It is the time taken by the flip flop to change its state. (i.e. from L → H (or) H → L.)

(a)




$$t_p = \frac{t_{PLH} + t_{PHL}}{2}$$

(b)



*




→ For proper FF operation

$$t_{Hod} < t_{PLH}, t_{PHL}$$


* Types of Triggering:

1) Level Triggered FF




2) Edge Triggered FF:

(a) Positive Edge Triggered FF
 (Leading Edge Triggered FF).




(b) Negative Edge Triggered FF
 (Trailing Edge Triggered FF).



* Determine the o/p freq. of following FF if the CLK freq is 5 KHz.

(u)



NOTE:


→ If a FF is in toggle mode the o/p freq is half of the CLK freq with 50% duty cycle. (i.e) A toggle mode FF will act as freq. divider by 2.

→ $J = K = 1 \Rightarrow$ FF is in Toggle.

i.e.


$$Q(t+1) = \overline{Q(t)}$$

CLK	Q
0	0
1	1
2	0
3	1
4	0




$$\frac{1}{T_o} = \frac{1}{2T} \Rightarrow \boxed{f_o = \frac{f}{2}} \quad \therefore f_o = 2.5 \text{ KHz.}$$

(b)




CLK	Q
0	1
1	0
2	1
3	0
4	1



$\therefore f_o = 2 \cdot 5 \text{ kHz}$

(c)

* method - ①



→

* method-② ✓

→ D-FF Char. eqⁿ ⇒ $Q(t+1) = D$ — ①

But $D = \bar{Q}(t)$. — ②

Put ② in ①

$$\therefore \boxed{Q(t+1) = \bar{Q}(t)}$$

FF is in "toggle mode"



hence $f_0 = \frac{f}{2}$

$$\therefore \boxed{f_0 = 2.5 \text{ kHz}}$$

* Race Around Condition: (RAC).

→ RACE AROUND CONDITION occurs in Level triggered flip flop and doesn't occur in edge triggered FFs.

→ $\Delta t = \text{FF prop. delay} = 2\text{ns}$



⇒ "RAC" is when $J=K=1$ and $t_p \gg \Delta t$.

→ Output Toggles many times instead of once.

* How to avoid RAC (in level triggered FF).


① Choose FF prop delay ' Δt ' such that,

$t_p < \Delta t < T$

② Master-Slave JK FF.

* Master slave JK FF


→ In master slave JK FF the feedback values Q and \bar{Q} do not change during the clock pulse. Even though the output changes. Hence, 'RAC' doesn't occur.



→ In master slave J-k flip flop the feedback values Q and \bar{Q} do not change during the clock pulse because they are taken from inactive slave FF. Hence 'RAC' doesn't occur.


→ Master slave JK FF output is similar to the negative edge triggered JK flip flop output.

Ex-1 In a master slave D flip flop Draw the o/p of master and slave if the clock and D inputs are as given below.



→ Slave o/p is similar to -ve Edge Triggered FF o/p.

NOTE: Master slave JK FF as JKFF as positive Edge triggered FF.



→ In slave we can use J-K flip flop instead of S-R flip flop. But is more costly than S-R.





① Shift Register → "Sequential memory".

② Counters


Ⓐ to count the no. of pulses.


Ⓑ Frequency divider.

* 3-bit Shift Register:





① Serial in Parallel out =





* 'N' Bit shift Register.
 'N' clock pulses. Time = N · T sec.

② Serial in serial out:




$N + (N-1) = (2N-1)$ CLK periods.

Time = (2N-1) T.

③ Parallel in parallel out:


$P_2, P_1, P_0 =$ Parallel input



→ No clock pulse is required.

→ Preset is asynchronous input therefore no clock pulse is required.

④ Parallel in serial out:



⇒ $\text{Time} = (N-1)T$

Input

P_2	P_1	P_0
1	0	1

$Q_2 = 1, Q_1 = 0, Q_0 = \phi$

after 1 CLK.

$Q_2 = 1, Q_1 = 1, Q_0 = 0$


after 2 CLK

$Q_2 = 1, Q_1 = 1, Q_0 = 1$



NOTE: In parallel in serial out operation preset enable is disabled after obtaining the input data at Q_2, Q_1, Q_0 .

Ex-1 In following shift register determine the no. of CLK pulses required to bring the shift register to the initial value of 1001.





$$\text{Sr. Input} = Q_2 \oplus Q_1 \oplus Q_0$$

CLK	Serial Input $Q_2 \oplus Q_1 \oplus Q_0$	Q_3	Q_2	Q_1	Q_0
0	-	1	0	0	1
1	1	1	1	0	0
2	1	1	1	1	0
3	0	0	1	1	1
4	1	1	0	1	1
5	0	0	1	0	1
6	0	0	0	1	0
7	1	1	0	0	1

So, 7 CLOCK pulse is required.

Ex-2

Initial Value: 0000




CLOCK pulse	A = 0	B = \bar{A}	C = B	D = \bar{C}
—	0	0	0	0
1	0	1	0	1
2	1	1	1	1
3	1	0	1	0
4	0	0	0	0


So, After 4 clock pulse.

* Shift Register Application:

① Serial to Parallel / Parallel to serial data converters.



③ Sequence Generator:



④ To generate PN (Pseudo Number) sequence.


- ⑤ Counter
- (a) Ring Counter
 - (b) Johnson Counter.

NOTE:

→ Shift Register is converted to ring counter by making two changes.

- ① Q₀ is connected to the serial input.
- ② One of the FF is reset.

* 3 - Bit Ring Counter.



3:1 Counter \rightarrow Can Count 3 CLK Pulses.

CLK	Serial IP	Q ₂	Q ₁	Q ₀
0	—	1	0	0
1	0	0	1	0
2	0	0	0	1
3	1	1	0	0

\rightarrow Counting:


100 \leftarrow initial value

(a) 001 $\xrightarrow{\text{Decode}}$ 2 CLOCK pulse.

(b) 100 $\xrightarrow{\text{Decode}}$ 3 CLOCK pulse.

(c) 010 $\xrightarrow{\text{Decode}}$ 1 CLOCK pulse.

⇒ Freq division:



$$\therefore T_{Q_2} = 3T$$

$$\therefore f_{Q_2} = f/3$$

Similarly,

$$f_{Q_1} = f/3$$

$$f_{Q_0} = f/3$$

⇒ N-bit Ring Counter:

→ N:1 Counter

→ Can count N CLOCK PULSE.


→ Freq. of each FF O/P = f/N.

★ 3-bit Johnson Counter:

(Twisted Counter (or) Switch-tail counter).

→ Shift Register can be converted into Johnson Counter by making one change.


i.e. \bar{Q}_0 is connected to the serial i/p.



6:1 Counter:

CLK	serial i/p \bar{Q}_0	Q_2	Q_1	Q_0	Decimal value
0	-	0	0	0	0
1	1	1	0	0	4
2	1	1	1	0	6
3	1	1	1	1	7
4	0	0	1	1	3
5	0	0	0	1	1
6	0	0	0	0	0

⇒ Freq. division:



∴ T_{Q₂} = 6T

∴ f_{Q₂} = f/6

f_{Q₁} = f_{Q₂} = f/6

⇒ Counting:

000 ← initial value

a) Ib 001 → decode → 5 CP.

b) Ib 111 → decode → 3 CP.

c) Ib 011 → decode → 4 CP.

⇒ N-bit Johnson Counter:

→ 2N = 1 Counter

→ Can count 2N CLOCK PULSES.

→ Freq. of each FF o/p = $\frac{f}{2N}$

Ex 1 Determine the o/p freq. of a 3-bit Johnson Counter. If the clock freq. is 18 kHz. Initial value of the counter is 010.

Ans:

CLK	Serial input	Q_2 Q_1 Q_0
0	—	0 1 0
1	1	1 0 1
2	0	0 1 0


\therefore $d:1$ counter.

$\therefore f_0 = f/2$


$\therefore f_0 = \frac{18}{2}$

$\therefore f_0 = 9 \text{ kHz}$

Ex 2 Determine the value of the following. ckt after the 729 CP?



→ Given FFs are in toggle mode, and use \bar{Q} FF.



→ The given counters are a 2 bit Johnson Counter hence the value of counter after 729 CP is same as the value after 1 CP i.e. $Q_1 = 1, Q_0 = 0$

CLK	\bar{Q}_0	Q_1	Q_0
0	-	0	0
1	1	1	0

$$\begin{array}{r}
 182 \\
 4 \overline{) 729} \\
 \underline{4} \\
 32 \\
 \underline{32} \\
 00 \\
 \underline{00} \\
 00 \\
 \underline{00} \\
 00
 \end{array}$$

★ Counter:


① Asynchronous (Ripple) Counter:

→ Any FF, but in toggle mode:

② Synchronous (parallel) Counters:

→ Any FF

① 3-bit Asynchronous Counter: (UP Counter)
(Ripple counter)



→ As $J=K=1 \Rightarrow$ All FFs are in toggle mode.

$$\overline{Q(t+1)} = Q(t).$$

→ Q₀ is toggle for every clock pulse.

→ Q₁ is toggle when Q₀ changes from '1 to 0'


→ Q₂ is toggle when Q₁ changes from '1 to 0'.

CLK	Q ₀ (LSB)	Q ₁	Q ₂ (MSB)	
0	0	0	0	0
1	1	0	0	1
2	0	1	0	2
3	1	1	0	3
4	0	0	1	4
5	1	0	1	5
6	0	1	1	6
7	1	1	1	7
8	0	0	0	8

Up Counter

t_{prop} FF = 10ns
 Q₀ is delay by 10ns
 Q₁ is delay by 20ns
 Q₂ is delay by 30ns.

freq. is divided by 2 after each flip flop.



* Max. Conv. time = 3 x 10ns = 30ns.


Clock period T ≥ 30ns.

$$\therefore f = \frac{1}{T} \leq \frac{1}{30 \times 10^{-9}}$$

* 3-bit asynchronous counter. (Down Counter). 140

→ In the following circuits,

- (1) Q_0 (toggles) changes for each clock pulse.
- (2) Q_1 toggles when Q_0 changes from 0 to 1.
- (3) Q_2 toggles when Q_1 changes from 0 to 1.




Note: All FFs are in toggling mode.

CLK	(LSB) Q_0	Q_1	(MSB) Q_2	Decimal
0	0	0	0	0
1	↓	↓	↓	7
2	0 ^x	↓	↓	6
3	↓	0 ^x	↓	5
4	0 ^x	0	↓	4
5	↓	↓	0	3
6	0 ^x	↓	0	2
7	↓	0	0	1
8	0 ^x	0	0	0

→ Down Counter.

* 2-bit "Asynchronous Up-Down" Counter.



→ If $x=0 \Rightarrow$ " \bar{Q}_0 " is connected to the clock of next FF.

→ If $x=1 \Rightarrow$ Down Counter
i.e. 00, 11, 10, 01, 00, ...

→ If $x=1 \Rightarrow$ " Q_0 " is connected to the clock of next FF.

\Rightarrow Up Counter
i.e. 00, 01, 10, 11, 00, ...

Imp
NOTE:

In the above Up-Down Counter if the edge triggered FF circuits then

- ① $x=0 \rightarrow$ It act as Up counter.
- ② $x=1 \rightarrow$ It act as Down counter.

Hint *


Up Counter

triggering @
L neg. → Positive (or)
L pos. → negative.


* Down Counter

triggering @
neg. → negative
pos. → positive


① Up Counter:




(or)




② Down Counter:



(or)



Ex-1




Ans

→ FF is -ve edge triggered, $\bar{Q}_0 \rightarrow \text{CLK}$
 hence it is **Down Counter.**

Imp


Ex-1 In a 3-bit asynchronous up-down counter the clock and control inputs are as given below: Determine the no. of clock pulses required to bring the counter to the initial counting seq. starting with 000.



→ In this counter each increment requires three clock pulses.


→ To increment 8 times no. of clock pulses are $8 \times 3 = 24$.

Ex-2 In the following Up down Counter determine the counting sequences of the Counter.



Ans:

CLK	A	B	C	
0	0	0	0	UP
1	0	0	1	UP
2	0	1	0	UP
3	0	1	1	UP
4	1	0	0	UP
5	0	1	1	Down
6	0	1	0	Down
7	0	0	1	Down
8	0	0	0	Down




$$\left[\because P=1, C=0 \right] \left[\begin{array}{l} \rightarrow P=0, C=1 \\ \text{i.e. } \bar{P}=1, \bar{C}=0 \end{array} \right]$$

★ Modulus of a Counter.

→ It is the number of CLK pulses required to bring the counter in the initial state.

→ A Mod-N Counter counts from 0 to N-1 and output freq. is f/N .

E.g.



$F = 0$

Q_3	Q_2	Q_1	Q_0
0	0	0	0
0	0	0	1
0	0	1	0
...
1	0	0	1

10 → 1 0 1 0


1 1 1 1

After the required value, F should be zero
 $F=0$.

i.e for e.g.
12

* Construct a Mod-6 Asynchronous Counter.

→ As soon as it reaches 6 CLK pulse it should be reset.



→ $0 \text{ to } 5 \Rightarrow 2^N \geq \text{No. of mode of counter.}$

$\therefore 2^N \geq 6$

$N = 3 \text{ FFs}$


CLK	Serial inputs	Q_2	Q_1	Q_0	Decimal
0	-	0	0	0	0
1	1	0	0	1	1
2	1	0	1	0	2
3	1	0	1	1	3
4	0	1	0	0	4
5	0	1	0	1	5
6	0	1	1	0	6

(i) At 5^{th} CLK pulse $Q_2 = 1, Q_1 = 1$

(ii) Hence when $Q_2 = 1, Q_1 = 1 \Rightarrow$ o/p of gate $F = 0$

\Rightarrow NAND gate


All FFs are cleared



\rightarrow In the above mod-6 asynchronous counter determine the feedback logic gate if its inputs are \bar{Q}_2 & \bar{Q}_1

\rightarrow i.e. $\bar{Q}_2 = 0$ and $\bar{Q}_1 = 0 \Rightarrow$ o/p of gate $F = 0$


$\therefore \Rightarrow$ OR gate



* Disadvantages:

\rightarrow In Asynchronous counter whose modulus is not equal to 2^N the output produces unwanted spikes called as glitches.

E.g.




Latch:
 → output is latched on input; output doesn't change even if input changes




(2) If the FF are having unequal clearing times then all the FF cannot be cleared at the required clock pulse. To overcome this a latch is used in the feedback path such that its output remains zero until all the FF are cleared.

Ex-1 Determine the modulus of the following Asynchronous Counter:



→ For $Q_3 Q_2 Q_1 Q_0 = 1010$ → All the FF are cleared.


(b)




Ans:

Q_3	Q_2	Q_1	Q_0
0	0	0	0
0	0	0	1
	!		

$$f \propto \frac{1}{N}$$



4 will appear first
i.e. 01 will appear first than 10.



For $Q_3 Q_2 Q_1 Q_0 = 0100 \rightarrow$ All the FFs are cleared
 \rightarrow It is Mod - 4 Counter.

\rightarrow The disadvantages of Asynchronous Counter is the freq. of operation is inversely proportional to the no. of FFs. To overcome this we use Synchronous or Parallel Counters.

* Flip Flop Excitation table:

① S-R FF:

$Q(t)$	$Q(t+1)$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

② D-Flip Flop:

$Q(t)$	$Q(t+1)$	D
0	0	0
0	1	1
1	0	0
1	1	1

③ T-Flip Flop:

$Q(t)$	$Q(t+1)$	T
0	0	0
0	1	1
1	0	1
1	1	0

④ J-K-Flip Flop:

$Q(t)$	$Q(t+1)$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

* Summary of FF excitation table: 152

$Q(t)$	$Q(t+1)$	FF Inputs					
		J	K	S	R	D	T
0	0	0	X	0	X	0	0
0	1	1	X	1	0	1	1
1	0	X	1	0	1	0	1
1	1	X	0	X	0	1	0


Ex-1 Determine the excitation table of X-Y FF whose T.T. is as given below.

X	Y	$Q(t+1)$	$Q(t)$	$Q(t+1)$	X	Y
0	0	1	0	0	X	0
0	1	$Q(t)$	0	1	0	X
1	0	$\overline{Q(t)}$	1	0	1	X
1	1	0	1	1	0	X

* Design a Synchronous Counter using J-K Flip Flops. which comes through the states 0, 1, 2, 4, 5, 6, 0, ...

(b) is it a self starting Counter?

Ans: (a) State Diagram.



(b) State Assignment:

- ① → 000
- ② → 001
- ③ → 010
- ④ → 100
- ⑤ → 101
- ⑥ → 110.





(C) Excitation Table:

FF Inputs


	Q_2	Q_1	Q_0	$J_2 K_2$	$J_1 K_1$	$J_0 K_0$
0	0	0	0	0 X	0 X	1 X
1	0	0	1	0 X	1 X	X 1
2	0	1	0	1 X	X 1	0 X
4	1	0	0	X 0	0 X	1 X
5	1	0	1	X 0	0 X	1 X
6	1	1	0	X 1	X 1	0 X
7	0	0	0			

* (3), (7) are unused states. Takes them as dont cares.

$J_0 = \bar{Q}_1$ $K_0 = 1$
 $J_1 = Q_1 + Q_2$ $K_1 = 1$
 $J_2 = Q_1$ $K_2 = Q_1$



Ex/7 Sum




→ In Sync Counter, Freq of operation

$$f \leq \frac{1}{t_{pd} \cdot FF}$$

(b)

	Present State			FF Input			Next State			
	Q ₂	Q ₁	Q ₀	J ₂ K ₂	J ₁ K ₁	J ₀ K ₀	Q ₂	Q ₁	Q ₀	
③ →	0	1	1	<u>1</u> <u>1</u>	<u>1</u> <u>1</u>	<u>0</u> <u>1</u>	1	0	0	④
⑦ →	1	1	1	<u>1</u> <u>1</u>	<u>1</u> <u>1</u>	<u>0</u> <u>1</u>	0	0	0	⑧



It is a self starting counter as we get ③ after ② and ① after ⑦

→ The above counter is a self starting counter because it is able to enter the used states from all unused state.

e.g. of non self starting counter




Ex-2

A Synchronous Counter comes through the states 0, 3, 5, 6, 0, ... and FF inputs are $T_2 = Q_1$, $T_1 = 1$, $T_0 = \bar{Q}_1$. Is it a self starting counter.


⇒ Table for analysis:

Pr. State	FF Inputs			Next State			
	Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	
①	0	0	1	0	1	0	②
②	0	1	0	1	0	0	④
④	1	0	0	1	1	1	⑦
⑦	1	1	1	0	0	1	①

Used state



Unused state




'Lock-out' of counter

→ It is an efficient counter. **STUDYNAMA.COM** Morph Self starting counter.


→ To avoid the Lock-out condition

① Redesign the Counter according to the following state diagram.



→ No. of FF state is increasing ⇒ no. of FF is increased in it will increase the Complexity. of ckt

② Clearing the Counter as soon it enters into Unused state. as shown below:



$$F(Q_2, Q_1, Q_0) = \sum m(1, 2, 4, 7).$$

	Q_2	Q_1	Q_0
Q_2	0	1	1
Q_1	1	0	1

$$\therefore F = Q_2 \oplus Q_1 \oplus Q_0$$

(OR)

$$F = Q_2 \odot Q_1 \odot Q_0$$

NOTE:

⇒ In the above synchronous counter the combinational logic is determined as follows:

→ When counter enters into the states ①, ②, ④, ⑦ the F should become 1. So, then the counter can be clear.

→ The sum of minterm expression for F is

$$F(Q_2, Q_1, Q_0) = \Sigma (1, 2, 4, 7)$$


	Q_2	Q_1	Q_0
Q_2	0	1	1
Q_1	1	0	1

$$\therefore F = Q_2 \oplus Q_1 \oplus Q_0$$

(OR)

$$F = Q_2 \odot Q_1 \odot Q_0$$

Ex-2 Determine the modulus of the following counter




Ans: 'Q' is in Asynchronous mode. It toggle when Q₀ changes from 1 to 0!

Now $J_0 = \bar{Q}_2, K_0 = 1$
 $J_2 = Q_0, K_2 = 1$

⇒ Table for analysis:

P.S.	FF Inputs		N.S.								
	Q ₂	Q ₁	Q ₀	J ₂	K ₂		J ₀	K ₀	Q ₂	Q ₁ ⁺	Q ₀
⑤	0	0	0	0	1	1	1	0	0	0	①
①	0	0	1	0	1	1	1	0	1	0	②
②	0	1	0	0	1	1	1	0	1	1	③
③	0	1	1	1	1	1	1	1	0	0	④
④	1	0	0	0	1	0	1	0	0	0	⑤



"Modulus = 5"

→ If $t_{pd, FF} = 10ns$ → $f_{max} = ?$

Max. Conv. time = $10 + 10 = 20ns$.


C ∴ FF₀, FF₂ are in synch. mode, FF₁ is in Async mode].

Clock period $T \geq 20ns$.

∴ $f \leq \frac{1}{20 \times 10^{-9}}$

∴ $f_{max} = \frac{1}{20 \times 10^{-9}} \text{ Hz}$


Ex-3 Determine the fn of the following seq. circuits by obtaining its state diagram.



	P.S.		FF inputs		N.S.		
	A	B	TA	TB	A	B	
0	0	0	0	1	0	1	1
1	0	1	1	1	1	0	2
2	1	0	1	0	0	0	3
3	1	1	1	1	0	0	0

$T_A = A + B$
 $T_B = \bar{A} + B$

State diagram



→ it is a Mod-3, self starting synchronous counter.

* State Diagram:

Hint:

(i) No of states = 2^N ; N = No of FFs


(ii) No of branches from each state = 2^x ;
 x = no of direct inputs.

① 2-bit Up/Down Sync Counter:

→ 2 FFs \Rightarrow No. of states = $2^2 = 4$.

($Q_1 Q_0 = 00, 01, 10, 11$)
↓ ↓ ↓ ↓
① ② ③ ④

→ 1 direct i/p (i.e. x) \Rightarrow No. of branches from each state = $2^1 = 2$.




[State Diagram]

② J-K FF state diagram:


→ 1 FF ⇒ 2 states (Q=0, Q=1).

→ 2 Direct input ⇒ 4 branches from each state.



Q(k)	J	K	Q(t+1)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

③ Gate - 2013



→ 1 FF ⇒ 2 states ($Q=0, Q=1$).

→ Input (i.e. A) ⇒ 2 branches from each state.

For D-FF → $Q(t+1) = D$ — (1)


For MUX → $D = \bar{A} \cdot \bar{Q} + A \cdot Q$ — (2)

from (1) & (2)


∴ $Q(t+1) = \bar{A} \cdot \bar{Q}(t) + A \cdot Q(t)$.

When $A=0$, $Q(t+1) = \bar{Q}(t)$

$A=1$, $Q(t+1) = Q(t)$.




④ Serial Adder State diagram:




- 2 inputs 1 FF → 2 states ($z=0, z=1$).
- 2 input → $2^2 = 4$ branches from each state.

P.S. (z)	input x y		N.S. ci+1	output Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	1	0
1	1	1	1	1




Ex-1 Identify the following FFs.



x	$Q(t+1)$
0	0
1	1

→ T-FF State diagram




x	$Q(t+1)$
0	$Q(t)$
1	$\bar{Q}(t)$

Ex-1 Determine the b^n of the following circuits.

①


Shift left shift Register.



→ Binary to Gray Code Conversion.

②

Shift Right Shift Register



Input = 1010


output = 0110

→ It is 2's Comp. of binary no.

→ so, it is 2's Complement circuit

* Conversion of Flipflops:

⇒ Universal Principle:



Ex-1 Convert S-R FF to T flip flop.

Ans: Step-1 → Characteristics table of T-Flip flop.
Step-2 → Excitation table of SR flip flop.

T	Q(t)	Q(t+1)	S	R
0	0	0	0	X
	1	1	X	0
1	0	1	1	0
	1	0	0	1


→ ⑤

	Q(t)	0	1
T	0	0	X
	1	1	0

$S = T\bar{Q}(t)$


	Q(t)	0	1
T	0	X	0
	1	0	1

$R = TQ(t)$



[T-Flip Flop]

Ex. 2 In the following diagram determine the
Combinational logic to be used.



Given

X	Y	Q(t+1)	S	R
0	0	0		
0	1	Q(t)		
1	0	$\bar{Q}(t)$		
1	1	1		

X	Y	Q(t)	Q(t+1)	S	R
0	0	0	0	0	X
0	0	1	0	X	0
0	1	0	0	0	X
0	1	1	1	X	0
1	0	0	1	1	0
1	0	1	0	0	1
1	1	0	1	1	0
1	1	1	1	X	0

① S


	y ₀ (t)			
X	00	01	11	10
0	0	0	X	0
1	1	0	X	1

∴ ~~S = X ⊙ y₀(t)~~
~~S = X ⊙ y₀(t)~~


② R

	y ₀ (t)			
X	00	01	11	10
0	X	0	0	0
1	0	1	0	0

∴ ~~R = X ⊙ y₀(t)~~
~~R = X ⊙ y₀(t)~~
~~R = y₀(t)~~
~~R = y₀(t)~~



Ex-3 (a) Identify the following flip flop.



$T = x \oplus Q(t) \quad \text{--- (1)}$


For T FF
 $T \Rightarrow Q(t+1) = T \oplus Q(t)$

$Q(t+1) = x \oplus Q(t) \oplus Q(t)$

$Q(t+1) = x \oplus 0$
 $Q(t+1) = x$

We know \Rightarrow ③ is similar to D-FF Character
 \Rightarrow It is D-Flip Flop.

b)



$$D = Q\bar{X} + \bar{Q}X.$$

$$\therefore Q(t+1) = Q(t)\bar{X} + \bar{Q}(t)X. \quad \text{--- ③}$$


$J\bar{Q}$ $\bar{J}Q$
 KQ $K\bar{Q}$

$$\therefore Q(t+1) = \bar{J}\bar{Q}(t) + KQ(t). \quad \text{--- ④}$$

So, $\bar{X} = \bar{K}$ $Y = K$ $X = K$
 $X = J$ $X = K$ $Y = J$


So, it is J-K flip flop.

Full Subtractor using NOR gate only.



* Full Subtractor Using NAND gate only:


$$\overline{A \cdot \overline{AB}} = \overline{\overline{A} + AB} = \overline{A}B$$



$$D = A \oplus B \oplus b_i$$

$$B = b_i(A \oplus B) + \overline{A}B$$

3/29 * Full Adder using Nor Gate only:




$$S = A \oplus B \oplus C_i$$

$$S = A \oplus B \oplus C_i$$

$$C_{i+1} = C_i (A \oplus B) + AB$$

$$C_{i+1} = C_i (A \oplus B) + AB$$

* Full Adder using NAND gate only



$S = A \oplus B \oplus ci$
 $c = ci \cdot (A \oplus B) + AB$

$ci+1 = \overline{AB \cdot ci(A \oplus B) + AB}$
 $= \overline{AB \cdot ci(A \oplus B)} + \overline{AB}$