

8-BIT EMBEDDED PROCESSOR

It is an Integrated chip designed under VLSI technique.

8-BIT MICROCONTROLLER

↳ consists of processor with peripherals.

Introduction

- To make complete microcomputer system, only processor is not sufficient.
- Add some peripherals like RAM, ROM, I/O devices, etc
- But microcontroller incorporates all the features of processor.
- Adv of microcontroller:
  - Smaller access time hence speed is high.
  - Reduce hardware due to single chip
  - Reduce PCB size
  - Increase Reliability.

Microprocessor

→ It contains ALU, Control unit, different registers & interrupt circuit.

→ Many instructions

→ One or two bit handling instructions.

→ Access time more

→ More h/w

→ More flexible

→ Single memory map for data & code

→ Less no. of pins are multifunctioned

Microcontroller

→ It contains microprocessor, memory (ROM & RAM), I/O interfacing ckt & peripheral devices like A/D converter, Serial I/O, timer etc.

→ It has one or two instructions to move data bit memory to CPU.

→ Many bit handling instructions

→ Less

→ Less h/w.

→ Less flexible.

→ Separate memory map for data & code.


→ More no. of pins are multifunctioned.

# Features of 8051 microcontroller:

- Program memory - 4096 bytes
- data memory - 128 bytes
- 4 register banks
- 32 bidirectional I/O lines
- 16 bit timers/counters
- 64 KB for each program & external RAM addressability

8 byte = 1 word  
8 word = 1 frame  
1 KB = 1024 bytes

# Architecture of 8051:



Normally  
11.0592 MHz

Multiplexed data/address  
Higher order address  
Multi-functional

→ It consists of:

1) CPU,

2) Memory  $\left\{ \begin{array}{l} \text{Data memory (RAM)} \\ \text{Program memory (ROM/EPROM)} \end{array} \right.$

3) I/O ports.

4) Special function Registers

5) Control logic  $\left\{ \begin{array}{l} \text{Timer - Counts internal clk pulses} \\ \text{to measure time} \\ \text{Counter - Counter counts external pulses} \\ \text{to count events.} \end{array} \right.$

6) Interrupt functions, (8-bit bus).

→ Communicates through internal data bus.

CPU → It's heart of micro.

→ Arithmetic & Logic units.

→ Registers A, B, PSW, SP & 16 bit PC & DPTR (Data pointer).

→ A Reg.

\* 8-bit

\* Accumulator

\* It holds source operand

→ receive result of the arithmetic instructions.

opcode  
operation code  
It is a single instruction that can be executed by the CPU

operand  
data address  
It's single piece of data that can be operated by the op-code

ex: Add a, b.  
opcode      operands

B reg.

→ In addition to accumulator, an 8-bit B-register is available as a general purpose register.

→ Multiply / divide operation.


Data pointer  $\left\{ \begin{array}{l} \text{DPH} \\ \text{DPL} \end{array} \right.$  used to point to memory location.

Access Data memory (RAM) & Access Program memory (ROM) → Used in I/O.

→ 16-bit address

→ 16 bit reg or two 8 bit reg.

→ DPTR does not have single internal address.



PC:

- 16-bit
- Hold the address of memory location from which the next instruction is to be fetched.

8051 Flag Bits & PSW Register → stores the status of the CPU after operations

→ PSW also known as Flag register.

B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>
CY	AC	FO	RS1	RS0	OV	-	P

- Functions:
- 1) Indicates result of arithmetic/logic operations

- 2) Select reg bank
- 3) Stores Carry, overflow, parity information

CY-Flag:

- This flag is set if there is an overflow out of bit 7.
- It serves borrow flag for subtraction

AC- Auxiliary Carry Flag - used in BCD arithmetic

- This flag is set if there is an overflow out of bit 3. i.e) carry from lower nibble to higher nibble (D<sub>3</sub> bit to D<sub>4</sub> bit).

FO: Available for user for general purpose

Register Bank Select (RS1 & RS0).

- Select working reg bank.

- A - 10
- B - 11
- C - 12
- D - 13
- E - 14
- F - 15

Addition:

```

9B H 1001 1011
+ 75 H 0111 0101
-----
Carry 1 10 H 0001 0000
    
```

Subtraction:

```

89 H 1000 1001
AB H 1010 1011
-----
Borrow 1 DE H 1101 1110
    
```

Because High value no. sub a small value no.

1's comp  
Add 1  
2's comp

```

0101 0100
0000 0001
-----
0101 0101
1000 1001
0101 0101
-----
1101 1110
    
```





P1 [pins 1-8] → Used only as I/O pins.

P2 [pins 21-28] → O/P drivers of P2 are used to access external memory.

→ P2 O/P's high order byte of external memory address when the address is 16 bits wide. otherwise, P2 is used as an I/O port.

P3 [pins 10-17] → All pins of P3 are multifunctional  
→ Each pin of P3 can be programmed to use as I/O (or) as alternate function.

Symbol	Position	Alternate Use
$\overline{RD}$	P3.7	External memory Read sig
$\overline{WR}$	P3.6	External memory Write sig
$\overline{TI}$	P3.5	Timer I/P.
$\overline{TO}$	P3.4	Interrupt I/P.
$\overline{INT1}$	P3.3	" " " "
$\overline{INT0}$	P3.2	Serial data O/P.
$\overline{TXD}$	P3.1	" " I/P.
$\overline{RXD}$	P3.0	" " I/P.

Power Supply Pins  $V_{CC}$  (Pin 40) &  $V_{SS}$  (Pin 20):

→ 8051 operates on DC power supply +5V

→  $V_{CC}$  - +ve current - 125mA

$V_{SS}$  - Ground

Oscillator Pins XTAL2 (Pin 18) & XTAL1 (Pin 19):

→ Generating clock signal

ALE [Address Latch Enable, Pin 30]:

→  $AD_0$  to  $AD_7$  lines are multiplexed.

RST (Reset, Pin 9): → Used to Reset

$\overline{PSEN}$  (Program Store Enable, Pin 29):

→ Used to activate external ROM EPROM

→ It activates every six oscillator periods while reading the external memory.

### $\bar{EA}$ [External Access, Pin 31]:

→  $\bar{EA}$  pin high - program fetches addresses 0000H thru 0FFFH (internal ROM) & program fetches 1000H through FFFFH (External ROM) [EPROM]

$\bar{EA}$  pin low - all addresses 0000H to FFFFH fetched by program to external ROM [EPROM] (Ground)

### Internal & External Memories:

- 2 types of memory
  - 1) Program memory - 64k
  - 2) Data memory - 64k

→ 8051 has program memory - 4k bytes } Internal memory  
 data " - 256 bytes }

(diagram see book)

### Internal RAM Organization:

- 8051 has 128-byte Internal RAM.
- 3 areas:

- 1) Register bank → 32 bytes address 00H to 0FH
  - 2) Bit addressable / Byte addressable
  - 3) General Purpose
    - ↓
    - 16 byte addressable area
    - ↓
    - 30H to 7FH
    - addressable by byte
- 4 RB  
 80  
 81  
 82  
 83
- 80H to 8FH  
 128 bits

### ROM Space in the 8051:

- 8051 has 4kbyte internal ROM
- 0000H to 0FFFH.
- Can't be erased or altered after fabrication.
- Used to store final version of the program

## Stack & Stack Pointer

Stack - store & retrieve data quickly.

top of stack - hold an internal RAM address.

8 bit

PUSH } increased before data is stored  
CALL }

POP } decremented after data is restored.  
RET }

## Instruction Set Programming

### 8051 Addressing Mode:

Source or destination addresses are specified in the instruction mnemonic for moving the data, is called addressing mode.

1) Register Addressing → 8 working Reg. <sup>(R0-R7)</sup> instructions. select one of the Reg.

2) Direct byte Addressing → can access on-chip

3) Register indirect addressing → variable RAM & SFR.

4) Immediate Add → access data in dynamic manner

5) Register Specific → Ex: MOV A, @R0.  
ADD A, @R1.

6) Index

7) Stack addressing Mode:

Specific Reg such as Accumulator

or DPTR.

Ex: SWAP A

Only program memory can be accessed.

Source operand is constant.

indicates the sign #

Ex: MOV A, #52.

→ It's sub type of direct addressing mode.

→ Stack instructions are used, PUSH & POP.

### Classification of Instruction Set of 8051:

1) Data Transfer Instructions

2) Byte level Logical

3) Bit

4) Arithmetic ins

5) Jump & CALL Instau

→ Tx data bt. Internal Ram & SFR location without going through the accumulator

## Data Transfer Instructions:

- Immediate
  - direct & Indirect
  - Register
- } addressing modes are used in different MOVE instructions.

Ex: Mov A, Rn ⇒ MOV A, R0.

MOV A, direct.

MOV A, 30H.

## Instructions to Access External Data Memory:

MOVX A, @RP. → Copy the content of external address in Ri to A.

- All External data moves with external Ram.
- Address 8b byte Δ DPTR - 64kbytes

## Instructions to Access External Program Memory:

- access external ROM memory.

MOVC A, @A+DPTR.

## Data Transfer with Stack: (PUSH & POP) Instructions:

PUSH - Incremented by 1 (RB, B0 & B3).

POP = decremented by 1.

## Data Exchange Instructions:

- Move data from source to destination (or) vice versa.

XCH A, Rn.

## Byte Level Logical Instructions:

- ANI
  - ORL
  - XRL
- } there are using clearing, setting, complement (AND), (OR), (XOR)

- Byte level operations use all four addressing mode for the source of data byte.
- Directly addressed modes are used.

AND A, Rn.

ORL A, Rn.

XRL A, Rn.

CLRA - clear Accumulator.

CPLA - Complement Accumulator.

### Arithmetic Instructions :

→ Increment - INC A

→ Decrement - DEC A.

→ Addition - ADD A, Rn.

→ Subtraction - SUBB A, Rn.

→ Multiplication - MUL AB

→ Division

→ Decimal operations

DIV AB

A - receives quotient

B - " " remainder

Multiply unsigned integers in A & B.

low order byte - A

Higher " " - B.

If the product is greater than 255 (FFH), the overflow flag is set, otherwise cleared. carry flag is always cleared.

DA A Decimal Adjust Accumulator for addition.

→ Adjust the acc value from the earlier addition to produce packed BCD result

### Bit Level Logical Instructions :

→ It's necessary to set or reset a particular bit in the internal RAM or SFRs.

→ Internal RAM addresses from 20H through 2FH is both byte & bit addressable.

→ Byte & bit addresses are different

CLR C - clear carry flag

CLR bit - clear direct bit

SETB C - Set carry flag.

SETB bit - set direct bit.

ANL C                      ORL C, bit.


ANL C, bit

ANL C - Logical AND of bit variable.

ANL C, bit - AND direct bit to carry flag.

# Rotate & Swap instructions -


**RL A: Rotate Accumulator left.**



Ex: 11000101

10001011


**RLC A: Rotate Left through the carry flag.**



Ex: 11000101

10001010 - carry flag is set.


**RRA: Rotate Acc Right.**



11000101


11100010

**RRC A: Rotate A Right through carry flag.**



Carry set.

**SWAP A: Swap nibbles within the Accumulator.**



11000101

01011100

## Jump and CALL Instructions:

→ Change the flow of the program by changing the contents of PC.

→ Jump - permanently changes the program flow

call - Temporarily

→ CJNE (compare & jump if not equal).

## Jump & Call Program Range:

→ Replace the content of PC with new address.

→ The new address can be specified either by specifying the difference between the new address & the current program counter contents

→ The difference of new address from the address in the PC is called the range of the jump or call.

Ex: Jump is located at Program address 0200H & jump causes the PC to become 0230H, then the range of jump is 30H bytes.

## 3 Ranges:-

Relative (short) range : +127 to -128 (7FH to -80H).

Absolute " : 0000H to 0FFFH

Long " : 0000H to FFFFH.

## Call & Subroutines:

& subroutine-call instructions.

CALL ACALL

→ Each increments the PC to the 1<sup>st</sup> byte of the following instruction, then pushes it onto the stack (low byte first).

→ SP increment by 2.

→ RET. (Return) instruction Pop the high & lower order bytes of the PC from stack.

→ Decrement by 2.

& ACALL addr16: Absolute call.

→ 1<sup>st</sup> increments the PC twice.

→ then pushes to the stack. (lowest order byte 1<sup>st</sup>).

LCALL addr16: Long call.

RET: Return

RETI: Return Interrupt

Time Delay for 8051:

→ Many times, it's necessary to generate time delays

→ Square wave generated, time delay -  $T/2$  period

O/P - 1 for  $T/2$  period

O/P - 0 for  $T/2$  period.

→ 8051 operating frequency =  $1/12$  of the crystal freq

→ One machine cycle lasts for 12 oscillator periods

$$\therefore \text{MC period} = \frac{12}{\text{osc frequency}}$$

Crystal freq = 11.0592 MHz.

$$\text{MC period} = \frac{12}{11.0592 \times 10^6} = 1.085 \mu\text{s}$$

Instruction	MC	Time to execute
MOV R9, #40	1	$1 \times 1.085 \mu\text{s} =$
DJNZ R1, SHIP	2	$2 \times 1.085 \mu\text{s} = 2.17$
M02 AB	4	$4 \times 1.085 \mu\text{s} = 4.34 \mu\text{s}$

# Parallel Ports, Timers, Serial Port & Interrupts

## Programming parallel ports:

8051 I/O ports structure: (see book).

→ 82 I/O pins

→ Four 8 bit parallel ports (P0, P1, P2, & P3).

→ All ports are bidirectional

→ Each port consist of latch, an o/p driver & I/P buffer

P0: (Pin 32-39):

→ P0 pins can be used as I/O pins.

→ o/p driver & I/P by buffers - access the external memory

→ P0 - used as multiplexed address/data bus

## Programming I/O Ports using 8051 C

→ To include the file reg51.h.

→ This file contains all definitions of 8051 reg.

→ C compiler produces hex. file that can be downloaded into the ROM of the microcontroller.

reg51.h → file.

↓  
C compiler produce o/p.

↓  
download to ROM of microcontroller.

hex. file - produced by assembly language is small as compare to C compiler.

## Why use C:

→ It's easy compare to a.k.

→ C is more flexible ⇒ modify & update.

→ Available in fun libraries.

→ No modifications in microcontroller

→ It used in various data type like bit, float,

signed char, unsigned char, SFR, logical functions.

Operation

Assembly

In C

example in C

NOT

CPL A

~

A = ~A;

AND

ANL A, #DATA

&

A = A & DATA;

# 8051 Timers:

→ 2 timer

→ T0 & T1.

→ T0 & T1 are 16-bit reg

→ 16 bit  $\Rightarrow$  TH & TL

TH1

8bit

TL1

8bit

TH0

8bit

TL0

8bit

Timer registers:


TCON - Timer control reg

TMOD - Timer mode reg

TMOD Register:

select mode in which timer should operate

(MSB)



(LSB)

Select

Mode - Timer / counter

Select T0 & T1 - act as timer / counter

4 modes - M0, M1, M2, & M3.


C/T  $\Rightarrow$  Bits clear (0) Set

Bits clear - C/T = 0  $\Rightarrow$  Select Time operation

Bits Set = C/T = 1  $\Rightarrow$  Select counter operation

TCON Register:

(MSB)



(LSB)

TF1 - Timer 1 Overflow flag

TR1 - Timer 1 Run control bit

TF0 - " " " "

TR0 - Timer 0 " " " "



### Mode 1:-

- 10 bits transmit / receive.
- Start bit & stop bit - 8 bits (LSB)
- Baud rate variable.
- Stop bit goes into RB8 in SC0W.

### Mode 2:-

- 11 bits
- start & stop bit, a programmable 9<sup>th</sup> data bit, 8 data bits.
- Transmit 9<sup>th</sup> data bit in TB8 can be assigned value of 0 or 1.
- Ex:- Parity bit moved to TB8, on receiving 9<sup>th</sup> data bit goes to RB8, while stop bit is ignored.
- Baud rate is either  $\frac{1}{82}$  or  $\frac{1}{64}$  oscillator frequency.

### Mode 3:-

Same as Mode 2. Baud rate is variable.

## Programming Embedded Systems in C:

- Embedded C programming language is widely used for development of embedded sys.
- It's an extension of C language.
- Same syntax as C language
  - like main function
  - declaration of data types
  - defining variables
  - loop
  - functions
  - Statements etc.
- It includes h/w addressing, fixed pt arithmetic operations, etc.

### Features of Embedded C:

- 1) Extension of C language.
- 2) Has source code format - kind of MC or MP.
- 3) High level optimization
- 4) MC or MP applications.
- 5) Embedded C pre defined programs can run
- 6) Ex. of Embedded C app's - digital camera, digital TV etc.
- 7) Adv: Coding speed & size is very simple. easy to understand.

## Keywords in Embedded C:

- It's a special word
- Special meaning to the compiler.
- Ex. Keil compiler

- 1) Bit
- 2) Sbit
- 3) Sfr
- 4) Small
- 5) Large

} keywords (or) reserved words

## Data types in Embedded C:

- Declaring variables in the program.
- Many data types:

1) Signed int.

2) Unsigned int

3) Signed char.

4) Unsigned char.

5) float

6) double, etc.

→ A variable is an addressable storage location to information. Variable - indicate size

→ Automatic or static.

type of info to be stored

→ space for variables.

name to be used to refer

allocated in reg, RAM or ROM / Flash.

→ Variable array:

## Need for RTOS :-

- Real time sy is inform processing sy
- Respond to externally generated I/P stimuli within a finite & specific period.
- Time constraints is key parameter

↓  
satellite

Robots

traffic control

## → Determinism :-

→ Produce same O/P for known I/P.

Non deterministic sy ⇒ O/P random variable.

## → Deadline :-

→ It's finite window of time (certain task must be completed)

## → QoS :-

Overall performance of net

BW, throughput, availability, latency, etc.

→ Real time fail - does not give result.  
good - produce result.

→ Real time systems - Overall correctness of the sy  
functional correctness & timing correctness

## Two types :-

- 1) Hard R.T → Critical task completed in a time
- 2) Soft R.T. → does not support QoS.

for hard real time sy

Time can't guarantee meet deadline under all conditions.

Ex:- digital telephone  
digital audio.

R.T can't waiting for longer time without allocating kernel.

→ RTOS use priority scheduling algorithm

Ex:

- Transportation - Air traffic control & Traffic light sy
- Communication - digital telephone.
- Process control - Petroleum & paper mill.
- Detection - Burglar sy & Radar sy
- Flight simulator - Auto pilot, Shuttle mission simulator.

QoS (Good RTOS).

- Performance - fast & high throughput.
- Reliability - RTOS should not fail, will be.
- Compactness - Size of OS small.
- Scalability - Add & Remove

Characteristics of RTOS

- 1) Determinism
- 2) Responsiveness
- 3) User control
- 4) Reliability
- 5) Fail safe operation.

Choose RTOS:

- Functional - Processor support.
- Non-Functional - Cost

## Multiple Task & Process :-

Task :- Sequential code implementing the sy actions & executed thread.

↓  
Smallest unit of execution

Process - Sequential program execution

## EDF :-

→ Best algorithm in real time processing

→ It's an optimal dynamic algo.

→ Dynamic algorithms - priority of task can



be change during execution

Produce valid

Schedule whenever one exist.

→ EDF - preemptive scheduling.

→ Task with a shorter deadline has a higher priority.

→ Whenever new task arrive, → end of the period, it give highest priority

→ Two task arrives same deadline,

↓  
choose one of the two at random

↓  
priority is dynamic. since it changes

for different jobs of the same task.

$T_3$  start  $t_0$  & lock semaphore  $S$  at  $t_1$   
 $t_2$  -  $T_1$  arrives & preempts  $T_3$  inside critical section.

$T_1$  - request to use resources, but it gets blocked,  $T_3$  is currently using it.

↓  
 $t_3$  - continuously execute inside the C.S.

Next,  $T_2$  arrive at  $t_4$ ,  
it preempts  $T_3$ . } highest priority.

$T_2$  - execution time increases &  
blocked the time of  $T_1$