



→ All the even addresses i.e.,  $FC000H, FC002H, FC004H \dots$  has  $A_0$  as '0' which are assigned to one  $8K \times 8$  EPROM chip ( $2764-A$ ) which acts as even bank.

→ All the odd address i.e.,  $FC001, FC003, \dots$  has  $A_0 = 1$  which are assigned to another  $8K \times 8$  EPROM chip ( $2764-B$ ) which acts as odd bank.

→ Since  $A_0 = 0$  for all even addresses it will be connected to chip select or chip enable signal ( $\overline{CE}$ ) pin of  $2764A$  along with higher order pins.

→ Similarly  $\overline{BCE}$  is used for odd addresses i.e., to connect  $\overline{CE}$  of  $2764B$  of  $8086$ .


→ The given EPROM is  $8K \times 8$  where  $8K = 2^{13}$  i.e., 13 address lines are required for each banks i.e.,  $2764-A$  &  $2764-B$  which are connected to  $A_1 - A_{13}$  of  $8086$  with  $A_0 - A_{12}$  of each banks.

→ Remaining  $A_{14} - A_{19}$  of  $8086$  are used for address decoding.

→ Since all the address lines from  $A_{14} - A_{19}$  are 1, those are connected to an AND gate, and produce the op as '1'.

memR

8086



Handwritten notes at the top of the page, partially obscured and difficult to read, appear to discuss memory bank selection and address ranges.

→ That AND gate op is given as one of the i/p's of NAND gate and another i/p of NAND gate is connected with  $\overline{A_0}$  value pin.

Working:-

(i) To access a byte from odd bank.

The 8086 activates  $\overline{BHE}$  as '0' and  $A_0$  is made '1'. Therefore the inverted value of  $\overline{BHE}$  is given to NAND gate and another i/p to the NAND gate is given from address line  $A_{14}-A_1$  AND gate which is always '1'.  
∴ Hence the op NAND gate is '0' which activates  $\overline{CE}$  pin of 2764-B. Therefore  $\overline{MEMR}$  of 8086 is activated for odd bank and the data is read from odd banks (2764-B).

(ii) To access a byte from even bank:-

The 8086 activates  $A_0$  as 0 and  $\overline{BHE}$  as '1'. Hence the inverted value of  $A_0$  is given to NAND gate and another i/p is generated from  $A_{14}-A_1$  address line which is always '1'.  
∴ The op of NAND gate is '0' which activates the even bank and the data is read by activating  $\overline{MEMR}$  of 8086.

(ii) To access 16 bit data from both the banks

To access both the banks, both  $\overline{BtE}$  are made '0' which makes both the  $\overline{CE}$  pin of 2764-A & 2764-B gets activated.  $\therefore$  8086 activates  $\overline{memR}$  signal and then reads the word from both banks.

\* Interfacing of 2 8K X 8 RAM chips with 8086 that have the address range 00000H - 03FFFH.

A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	Address
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0-00000H
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0-00001H
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0-00002H
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0-00003H
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	⋮
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0-03FFEH
0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0-03FFFH

(1) Again as in EPROM, RAM also consists of even and odd banks


(2) In RAM interfacing  $A_{14}-A_7$  are zeroes, therefore the inverted values from  $A_{14}-A_7$  are given to AND gate and AND gate output is given as one of the input to NAND gate and another input to NAND is inverted  $A_0$  value.

(3) And output of NAND gate is given to  $\overline{CE}$  pin of EVEN bank RAM

④ Similarly  $\overline{BTE}$  will be connected to odd bank through a NAND gate with  $\overline{CE}$  pin of odd bank.

⑤  $\overline{MEMR}$  signal of 8086 is connected to  $\overline{OE}$  (output enable) pin &

$\overline{MEMW}$  signal of 8086 is connected to  $\overline{WE}$  (write enable) operation.



# INTEL 8255 PROGRAMMABLE PERIPHERAL INTERFACE

\* 8255 programmable peripheral interface (PPDI) is a popular I/O chip which performs both digital I/O operations from the processors.


## Applications:-

- 1) Acts as an on/off switch such as bipolar junction transistor (BJT) & MOSFET.
- 2) As an insulated gate bipolar transistor,
- 3) Controlling movements by use of stepper motors.
- 4) Detecting the position using sensors (temperature, flow, pressure or level etc.)

## Features of 8255:-

- 1) It has three 8 bit ports named as A, B & C.
- 2) Port C is divided into two groups 4 bits each as Port C upper (PCU) & Port C lower (PCL)
- 3) All the ports can be programmed for simple I/O, or handshake I/O for data transfer in I/O modes.
- 4) Each port C ~~can~~ can be set/reset individually in bit set/reset (BSR) mode.
- 5) Port A and PCU are grouped as group A
- 6) Port B and PCL are grouped as group B.
- 7) Along with three ports there will be another register called control register which decides the operating mode.


# BLOCK DIAGRAM of 8255



To identify or select the ports and control register  
 $A_0$  &  $A_1$  are used as below.

<u><math>A_1</math></u>	<u><math>A_0</math></u>	<u>Register selected</u>
0	0	Port A
0	1	Port B
1	0	Port C
1	1	control register

## The pin diagram of 8255 IC :-



1) Three ports require 8 lines each and hence 24 pins for ports.

2) D0-D7 lines for interfacing 8255 with processor.

3) Two pins A0 & A1 to select the available registers.

4) Two control signals  $\overline{RD}$  &  $\overline{WR}$  for reading & writing operations.

5)  $\overline{CS}$  - chip select pin.

6) VCC - supply, GND - Ground & RESET - reset 8255.

## Operating mode of 8255 and control word.


1) The software programming of 8255 is done by writing a control word (CW) to the control register of 8255.

2) Control word contains information such as mode, bit set/bit reset etc.,

3) The operating modes of 8255 is divided having two configurations i.e., input/output mode (I/O mode) & BSR mode

3) I/O consists of 3 different modes for the ports as shown in below fig.

Operating modes.



(i) I/O control word format:-

CWR (control word register) is of 8 bits from D0-D7. as given below.

D7	D6	D5	D4	D3	D2	D1	D0
1	Group A mode select		Port A i-o/p	Port C upper i-o/p	Group B mode select	Port B i-o/p	Port C lower i-o/p
(1 = I/O mode)	00 - mode 0	0 - o/p	1 - i/p	0 - o/p	0 - mode 0	0 - o/p	1 - i/p
	01 - mode 1			0 - o/p	0 - mode 0		0 - o/p
	1x - mode 2				1 - mode 1		

Bits P1/P2

D6 & D5

D6 & D5 are used to select the operating modes of group A

(i) mode 0 (D6 & D5 are both 0's) - Basic I/O operations  
- Port A, B, & C are operated as i/p as well as o/p.

(ii) Mode 1 (D6 & D5 are 0 & 1 respectively) - Strobed or handshaking operation:

- Port A controls the data transfer and port C upper is used for handshaking.

(iii) Mode 2 (D6 & D5 are 1 & X respectively) - bidirectional bus

- Port A is bidirectional bus & Port C is used for handshaking.

Bit D4 - It decides whether port A is for i/p (= 1) or o/p (= 0)

Bit D3 - It decides whether port C upper (PC<sup>4-7</sup>) is used for i/p (= 1) or o/p (= 0).

Bit D2 - selects the mode of group B. It operates only on two modes, i.e.,

(i) Mode 0 :- Basic I/O for group B if D2 = 0

(ii) Mode 1 :- Strobed or handshaking operation.

If D2 = 1 Port B is in mode 1 configuration & port C lower are used for handshaking and control of data transfer.

Bit 1 :- Decides the data direction of port B  
If it is 1 = acts as i/p  
0 = acts as o/p.

Bit D0 :- Decides the data direction of port C.   
 If it is 1 - acts as i/p,   
 0 - acts as o/p.

BSR mode (To operate in BSR mode D7 bit should be 0)

Bit format of CWR is as follows.

<u>D7</u>	<u>D6</u>	<u>D5</u>	<u>D4</u>	<u>D3</u>	<u>D2</u>	<u>D1</u>	<u>D0</u>
0	X	X	X	B2	B1	B0	Bit set/Reset
(0-BSR mode)	(Don't care)			Bit select to select one of the 8 pins of port C.			1 = Set 0 = Reset

BSR mode is to control port C pins individually.

### Interfacing Switches & LED'S :-


- Interface an 8255 with 8086 to work as an I/O port. Initialize port A as o/p port, port B as i/p and port C as o/p port. Port A address should be 0740H. Write a program to sense switch position SW<sub>0</sub>-SW<sub>7</sub> connected at port B. The sensed pattern is to be displayed on port A, to which 8 LED'S are connected, while port C lower displays total no of ON switches out of eight.

Soln :-

- Given statements are 1) 8255 works as I/O mode
- Port A — o/p port
  - Port B — i/p port

- u) Port C upper as - o/p port
- ↳ Port C lower as - o/p port

∴ The control word register (CWR) is



∴ Control word = 82H.

Given port A address should be 0740H.

∴ Ports	<u>A15</u>	<u>A14</u>	<u>A13</u>	<u>A12</u>	<u>A11</u>	<u>A10</u>	<u>A9</u>	<u>A8</u>	<u>A7</u>	<u>A6</u>	<u>A5</u>	<u>A4</u>	<u>A3</u>	<u>Port select</u> <u>A2</u> <u>A1</u> <u>A0</u>				
Port A	0	0	0	0	0	1	1	1	0	1	0	0	0	0	0	0	0	- 0740H
Port B	0	0	0	0	0	1	1	1	0	1	0	0	0	0	0	1	0	- 0742H
Port C	0	0	0	0	0	1	1	1	0	1	0	0	0	1	0	0	0	- 0744H
CWR	0	0	0	0	0	1	1	1	0	1	0	0	0	0	1	1	0	- 0746H

- out of A<sub>0</sub>-A<sub>15</sub> address line A<sub>1</sub> & A<sub>2</sub> is used for selecting ports and CWR
- A<sub>0</sub> to decide the even bank addresses.
- A<sub>3</sub>-A<sub>15</sub> for deciding the addresses.

ALP for the program :-

```

MOV DX, 0746H      # Initialize CWR
MOV AL, 82H
OUT DX, AL


```

```

SUB    DX, 04    # Port B
IN     DX, AL
SUB    DX, 02    # Port A
OUT    DX, AL

```

8255 interfacing with 8086 :-



From  
8086  
System


LED'S

Switches

10K  
5V

# INTERFACING SEVEN-SEGMENT DISPLAYS :-

- \* Seven segment display consists of 7 LED segments.
- \* There is one pin for each segment named as a, b, c, d, e, f. One more LED for decimal point (dp). Another pin for power supply.
- \* Seven segment display comes in two types,
  - (i) Common anode :- a) the anodes of all segments LED are connected together first.
    - b) To illuminate a segment from a to f common anode is connected to supply and segment (a to f) inputs are connected to voltage low or logic '0'.
  - (ii) Common cathode :- a) All the cathodes of 7 LEDs are connected together first.
    - b) To illuminate the required segment it is to be connected to logic '1' and common cathode is grounded.




LED arrangements      7 segments :-

1) The IC 7447 is a BCD to seven segment display converter.

2) IC 7447 generates active low o/p's (logic 0) to illuminate the segments from a to f.

3) Therefore IC 7447 is an active common anode display.

The complete circuit diagram is as follows



### Programs

Consider that addresses 40H, 42H, 44H & 46H are assigned to port A, port B, port C & CWR of 8255. And the LED should display '7' on the seven segment display.

Prog


MOV	AL, 80H	#	CW = 80H configure port A as o/p. port
OUT	46H, AL	#	CW register is initiated.
MOV	AL, 07H	#	Number that is to be displayed is

# where PA0-PA3 are connected  
to 7447 IC  
OUT 40H, AL # the value '7' in AL is given to port A  
HLT at the address 40H where display is  
connected.

## SERIAL COMMUNICATION :-

- \* Serial communication is sending and receiving information bit-by-bit.
- \* It is preferred for long range communication as it is easy to implement using a single wire.
- \* Serial data systems are done in three forms
  - 1) Simplex - data flows only in one direction. Eg: TV
  - 2) Half duplex - Communication takes place in both the direction but not at an instant of time. Eg: walky talky
  - 3) Full duplex :- Communication takes place in both the direction at an instant of time.  
Eg: Telephones.
- \* Serial data can be sent either in synchronous or asynchronous modes.
  - (a) Synchronous transmission :- data is sent in blocks with constant rate (frequency of transmission and reception)
  - (b) Asynchronous transmission :- data is sent in asynchronized form randomly. In this each data character has a bit format to identify its start & two or more bits to identify its end.

## Asynchronous data transfer format:-



\* **Baud rate:-** It is the rate (speed) at which the serial data is being transferred. It is measured in bits/second.

$$\text{Baud rate} = \frac{1}{\text{time b/w signal transitions}}$$

Eg:- Data changes every 1.67 ms.

$$\therefore \text{Baud rate} = \frac{1}{1.67 \text{ ms}} = \frac{1}{1.67 \times 10^{-3}} = 600 \text{ Bd.}$$


∴ The common baud rates are 600, 300, 1200, 2400, 4800, 9600, 19200.

## Features of 8251 USART:-

8251 is a universal synchronous asynchronous receiver transmitter (USART) used for serial data communication.

8251 converts serial data from outside and send the parallel data to CPU and receives parallel data from CPU and sends serial data to peripherals. It works in full duplex mode with variable baud rate in both synchronous and asynchronous form.


The internal block diagram of 8251 is shown in below fig.



Basic operations of 8251 and related control signals:-

$\overline{CS}$	$C/D$	$\overline{RD}$	$\overline{WR}$	Function
1	X	X	X	Chip not selected, data bus in high Impedance state.
0	X	1	1	data bus in high impedance state
0	0	0	1	Status word read by CPU from status register.
0	1	1	0	Control word written into control register by CPU
0	0	0	1	Data read by CPU from data register
0	0	1	0	Data written into data register by CPU

# PIN DIAGRAM OF 8251 :-



1) DD-D7 :- 8 bit data bus  
- 8 additional data lines used for control word transfer between CPU & 8251

2) Reset :- It brings 8251 to reset state. It requires clock pulses to reset 8251.

3) CLK :- Clock signal used to generate internal device timing.

4) write data/command ( $\overline{\text{WR}}$ ) :- It is used to write data or control word from CPU to 8251.

5) Read data ( $\overline{\text{RD}}$ ) :- Used for reading data and status from 8251.

6) C/D (Control/Data) :- If  $\overline{\text{C/D}} = 1$ , command word or status word is accessed.

If  $\overline{\text{C/D}} = 0$ , data are accessed.

7)  $\overline{\text{CS}}$  :- It selects 8251 for CPU accesses.

8) Transmit data line ( $\overline{\text{TXD}}$ ) :- It is an output signal for transmitting serial data from 8251.

9) Transmitter ready ( $\overline{\text{TXRDY}}$ ) :- It is an ops signal which indicates that 8251 is ready to accept a data character.

Transmitter Empty (TXEMPTY):- It is an o/p signal that indicates that 8251 is ready has no data for transmission.

Transmitter clock ( $\overline{TXC}$ ):- Clock i/p signal determines the transfer speed of transmitted data or also called as baud rate.

Receive data (RXD):- A signal line that receives serial data.

Receiver ready (RXRDY):- 1) This signal indicates that 8251 is ready with a character that is to be read by the CPU.

2) If CPU reads the data, RXRDY will be reset.

3) If the CPU is reading the data characters and the next one has arrived. Then the preceding data will be lost. Such an error is called overrun error flag status.

Receiver clock ( $\overline{RXC}$ ):- It determines the transfer speed of received data or baud rate of reception.

Sync detect/Break detect (SYNDET/BD):- It is a active high o/p signal.

1) In asynchronous mode, it is used to indicate break of data.

2) In synchronous mode it indicates the correct receipt of data.

The following signals are for modem for handshaking and establishing of connection.

1) Data Set ready ( $\overline{DSR}$ ):- It is an i/p signal that indicates 8251 from the modem interface.  $\overline{DSR}$  indicates

- that modem is powered up.
- 2) Data terminal ready ( $\overline{DTR}$ ) :- It is an o/p signal from 8251 from modem interface. It indicates that 8251 is powered up.
  - 3) Clear to send ( $\overline{CTS}$ ) :- It is an i/p signal to 8251 from modem interface. If it set to low level, it indicates that data is transmittable if TXE is in enable status.
  - 4) Request to send ( $\overline{RTS}$ ) :- It is an active low o/p signal sent to modem by 8251, that it is ready to send data.

⇒ Control word :-

8251 operations are initialized by send ~~command~~ control word and then the operations are carried out.

- There are two types of control word
- (i) mode instruction (setting of function).
  - 2) command instruction (setting of operation).

(i) mode command word :-

After resetting of 8251 mode instruction is recognized first.

The functions of mode instruction are as follows.

Mode Instruction - asynchronous mode.

D7	D6	D5	D4	D3	D2	D1	D0
Frame control		Parity check		Character length		Baud rate select bits	
stop bit lengths		X0 - Disable		00 - 5 bits		0 0 - SYN mode	
00 - 1 bit		01 - odd parity		01 - 6 bits		0 1 - 1X clock	
01 - 1.5 stop bits		11 - even parity		10 - 7 bits		1 0 - 16X clock	
10 - 1.5 stop bits				11 - 8 bits		1 1 - 64X clock	
11 - 2 stop bits							

If D1 & D0 in this format is '00' then 8251 works in synchronous mode. And its mode instruction format is as follows.

D7	D6	D5	D4	D3	D2	D1	D0
No of sync characters	Synchronous mode	Parity check		Character length		X	X
0-2 characters	0 - internal synchronization	X0 - disable		00 - 5 bits		no operation	
1-1 characters	1 - External synchronization	01 - Odd		01 - 6 bits			
		11 - Even		10 - 7 bits			
				11 - 8 bits			

2) Serial command word:-

Command word format is followed by ~~writing~~ writing its mode word.

The functions are as follows along with its format and explanation.

## mode instruction - asynchronous mode.

D7	D6	D5	D4	D3	D2	D1	D0
Frame control stop bit lengths		Parity check		Character length		Baud rate select bits	
00 - inhibit	01 - 1 stop bits	10 - 1.5 stop bits	11 - 2 stop bits	00 - 5 bits	01 - 6 bits	10 - 7 bits	11 - 8 bits
		00 - Disable	01 - odd parity			00 - SYN mode	01 - 1X clock
		10 - even parity			10 - 16X clock	11 - 64X clock	


If D1 & D0 in this format is '00' then 8251 works in synchronous mode. And its mode instruction format is as follows.

D7	D6	D5	D4	D3	D2	D1	D0
No of sync characters	Synchronous mode	Parity check	Character length	X		X	
0-2 characters	0 - internal synchronization	00 - disable	00 - 5 bits	no operation			
1-1 characters	1 - External synchronization	01 - Odd	01 - 6 bits				
		11 - Even	10 - 7 bits				
			11 - 8 bits				

## 2) Serial command word :-


Command word format is followed by ~~writing~~ writing its mode word.

The functions are as follows along with its format and explanation.



Status read instruction format :-

It is possible to see the internal status of 8251 just by reading a status word.



Problem :-


Interfacing of 8251 with 8086.  
 - Design a hardware interface circuit for interfacing 8251 with 8086. Set 8251A in asynchronous mode.

transmitter and receiver with even parity enabled, 2 stop bits, 8 bit character length, frequency 160KHz and baud rate 10K.

a) write an ALP to transmit 100 bytes of data string starting at location 2000H to 5000H.

Sol<sup>no</sup>

For asynchronous mode control word format is



Program:-

Assume CS: code

code segment

```

Start:  mov     AX, 2000H
        mov     DS, AX
        mov     SI, 5000H
        mov     CL, 64H
        mov     AL, 0FEH
        out    0FEH, AL
        mov     AX, 11H
        out    0FEH, AX
WAIT:   in     AL, 0FEH
        and    AL, 01H
        jz     WAIT
        mov    AL, [SI]
    
```

INC SI

DEC CL

JNZ WAIT

~~MOV AB~~

INT. 03H

Code ENDS

END START

ENDS

b) Write an ALP receive 100 bytes of data string and  
it at 3000:4000H.

mode control word :-

D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	1	1	1	1	0 = 07EH

one stop bit

Command control word :-

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	1	0	0 = 14H
Normal operation	Normal operation	Ready to send	Reset error flags	Normal	RxE	RTS ready	NO TX

Assume Code Segment

CS: Code

Start:

MOV AX, 3000H

MOV DS, AX

MOV SI, 4000H

MOV CL, 64H

MOV AL, 7EH

OUT OFEH, AL

MOV AL, 14H

OUT OFEH, AL

NXTBT: IN AL, 0FCH

AND 38H

00111000=38H

JZ READY

MOV AL, 14H

OUT 0FCH, AL

READY: IN AL, 0FCH

AND 02H

00000010=02H

JZ READY

IN AL, 0FCH

MOV AL, [SI]

INC SI

DEC CL


JNZ NXTBT

CODE ENDS

END START


ENDS

### INTERFACING DIAGRAM




# INTERFACING STEPPER MOTORS

- Stepper motor is a device used to obtain an accurate position control of rotating shafts.
- It rotates its shafts in terms of steps, rather than continuous rotations in case of AC & DC motors.
- To rotate the shafts in a direction, sequence pulses are applied to the windings in a proper sequence.
- No. of pulses required for complete rotation of the shaft = no. of internal teeth on its rotor.
- The stator teeth and the rotor teeth lock each other to a fix position of the shaft.
- With a pulse applied to the winding input, the rotor rotates by one teeth position.  
The angle of rotation  $\alpha^\circ = \frac{360^\circ}{\text{no. of rotor teeth}}$ .
- After every  $\alpha^\circ$  rotation the rotor locks with next tooth in sequence on the ~~surf~~ surface of stator.
- The internal schematic of stepper motor with four windings are shown in below fig,



Internal schematic of stepper motor with four windings.





Interfacing BJT with winding of stepper motor.

⇒ A typical stepper motor has 200 no of teeth (rotor)  
 ∴ the angle  $\alpha = 360^\circ / 200 = 1.8^\circ$  step angle.

⇒ The scheme of rotating a shaft of stepper motor is called wave scheme.

⇒ To rotate in clock wise direction the voltage pulses are applied in a cyclic fashion. i.e., firstly to winding wA then to wB, wC, wD.



The successive excitation sequence is as follows.

Motion	Step	wA	wB	wC	wD	Hex code
Clockwise →	1	1	0	0	0	8
	2	0	1	0	0	4
	3	0	0	1	0	2
	4	0	0	0	1	1
	5	1	0	0	0	8
Anticlock →	1	1	0	0	0	8
	2	0	0	0	1	1

3	-	0	0	0	1	0	-	2
4	-	0	1	0	0	0	-	4
5	-	1	0	0	0	0	-	8

The alternative scheme of excitation is by applying two successive pulses at a time. The table is as follows.


<u>Motion</u>	<u>Step</u>	<u>WA</u>	<u>WB</u>	<u>WC</u>	<u>WD</u>	<u>HE</u>
Clockwise	1	1	1	0	0	0C
	2	0	1	1	0	06
	3	0	0	1	1	03H
	4	0	0	0	1	01H
	5	1	1	0	0	0C4
Anticlockwise	1	0	0	1	1	03H
	2	0	1	1	0	06H
	3	1	1	0	0	0C4
	4	1	0	0	0	08H
	5	0	0	1	1	03H

Problem:- Design a stepper motor controller and write an ALP to rotate shaft of a 4 phase stepper motor:

- (1) Clockwise 5 rotations
- (2) Anticlockwise 5 rotations.

The 8255 port A address is 0740H. Stepper motor has 200 teeth rotor. Port A bit PA0 drives WA, PA1 drives WB and so on. Initial delay of 10msec (Assume that delay is already available)





## ADC (Analog to digital converter) :-

- 1) ADC is treated as i/p device by the microprocessor.
- 2) It is interfaced with 8086 with 8255 as an o/p port.
- 3) Conversion starts with a pulse of duration called
  - a) SOC - start of conversion pulse to ADC.
  - And the conversion ends with a signal edge of
  - b) EOC → End of conversion signal, which marks the end of conversion process.
  - c) Then the digital data can be read out of ADC as equivalent digital o/p.

The time taken by the ADC from the active edge of SOC pulse till the edge of EOC signal is called "conversion delay" of ADC.

The most popular ADC's techniques are successive approximation and dual slope integration techniques.

Now we study about successive approximation technique which has IC 0808 i.e., ADC 0808, which is an 8-bit IC.

The general algorithm for conversion is

- 1) Stabilize analog input applied to ADC.
- 2) Issue start of conversion (SOC) pulse to ADC.
- 3) Read End of conversion (EOC) signal.
- 4) Read digital data out of the ADC.

ADC 0808/0809 :-


It is an 8-bit, successive approximation converter. It has a conversion delay of 100  $\mu$ s at a clock frequency of 640 kHz.

- These converters internally have a 3:8 analog multiplexer.


- Out of eight i/p's only one has to be selected by using 3 address lines i.e., ADD A, ADD B, ADD C as shown in the table below.

Analog i/p selected	Address lines		
	<u>C</u>	<u>B</u>	<u>A</u>
I/P 0	0	0	0
I/P 1	0	0	1
I/P 2	0	1	0
I/P 3	0	1	1
I/P 4	1	0	0
I/P 5	1	0	1
I/P 6	1	1	0
I/P 7	1	1	1

## Block diagram of ADC 0808/0809



## PIN DIAGRAM OF ADC 0808/0809



- (i) I/P0 - I/P7 - I/P lines analog
- (ii) ADD - A, B, C - Address lines for selecting I/P's.
- (iii) O7 - O0 - Digital 8 bit op.
- (iv) SOC - start of conversion signal
- (v) EOC - End of conversion signal
- (vi) OE - o/p latch enable
- (vii) CLK - clock signal
- (viii) Vcc, GND - supply +5V & ground
- (ix) Vref+, Vref- - reference voltages +5V & negative reference voltage (0V)

Interface ADC 0808 with 8086 using 8255 ports. Use port A of 8255 for transferring digital data of ADC to the CPU and port C for control signals. Assume that an analog i/p is present at I/P<sub>2</sub> of the ADC and a clock i/p of suitable frequency is available for ADC. Draw schematic and write the ALP.

- Sol<sup>n</sup>
- (1) Initialize port A as i/p data from 0808 ADC to the CPU.
  - (2) I/P<sub>2</sub> is selected  $\therefore$  A<sub>7</sub> B<sub>1</sub> C address lines values are  $A=0$ ;  $B=1$ ;  $C=0$ .
  - (3) OE & ALE pins are enabled with +5V.
  - (4) Port C upper act as i/p port to receive 'EOC'
  - (5) Port C lower act as o/p port to send 'SOC' to

ADC  
 SOC - Start of conversion.  
 EOC - End of conversion.

$\therefore$  CWR value is

D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1	1	0	0	0 = 9BH
			(Port A as i/p)	(PCU as input)		(Port B as o/p)	(port C lower as o/p)

Program:-

```


MOV AL, 9BH # Initializing CWR of 8255
OUT CWR, AL
MOV AL, 02H # I/P2 is selected as analog input in ADC
OUT Port B, AL
MOV AL, 0D
  
```

```

OUT Port C, AL      # Give SOC to A0
MOV AL, 01H
OUT Port C, AL
MOV AL, 0b
Rout Port C, AL
wait: IN AL, Port C  # Check for EOC by
RCL                               # reading port C upper
JNC wait
IN AL, Port A      # If EOC appears,
                               # read equivalent 8 bit
                               # digital op data through
                               # port A.
HLT

```

INTERFACING CS      0808 with 8086




From 8086

## INTERFACING DIGITAL TO ANALOG CONVERTERS:-

Digital to analog converts binary numbers into their analog equivalent voltages.

- \* The most commonly used DAC is DAC 0800 that can be easily interfaced to 8086 through 8255.
- \* 8255 acts as an I/O port to give data from the processor to DAC chip.
- \* One port of 8255 is enough to interface an 8-bit DAC.
- \* The internal pin diagram of 0800 DAC is as follows.



B1 - B8 - digital input data lines

$I_{out}$  - Current output

$\bar{I}_{out}$  - complement of current output

$V^-$  - negative supply voltage

$V^+$  - positive supply voltage.

Comp - compensation voltage.

$V_{Lc}$  = threshold control.

$V_{ref}^+$  = positive reference voltage;  $V_{ref}^-$  - negative reference voltage.

