

— Imp Qs —

Digital gates - are basically electronic components. which are used for switching & manipulating binary data

Universal gate - Those gates from which we can make any gate by using them.

NAND & NOR Gates are universal.

Truth Table - Table from which we can get o/p of different gates

Diff b/w Ex-OR & Ex-NOR gate -  
The basic difference between these two gates is the ex-nor gate gives o/p when both the i/p is different & ex-OR gate gives o/p when both the input are same.

What is De Morgan's theorem -

De Morgan's theorem is theorems through which we can easily manipulate & reduce the given equation.

$$1) (A+B)' = A'B' = (\overline{A+B}) = \overline{A \cdot B}$$

$$2) A'B' = (A+B)'$$

e.g.  $(A+B+C)'$

→ Augustus De Morgan invented it used for solving boolean expressions.

\* Half Adder is used for adding 2 bit data

Inputs = Two

Output = SUM, Carry

$$\text{Sum} = A \oplus B$$

$$\text{Carry} = AB$$

AND gate required = 1

Types of gates required = 2 - NAND, EX-OR

Diff b/w Half & Full Adder

In half Adder only 2 bits can be used but in Full Adder we can use 3-bit data

Half subtractor = 2 bits data

Inputs in full adder - 3

Outputs - SUM & Carry

$$\text{SUM} = A \oplus B \oplus C$$

$$\text{Carry} = AB + BC + AC$$


2 Half Adders are required to make a full adder.

Types of gates required = AND  
CX-OR

Counter  $\rightarrow$  Type of Register OR  
to determine sequence

Register - Group of flip-flops  
used to store data


AND gate (only if all I/P are True)



(multiplication) 0 1 0

1 0 0  
1 1 1

OR (sum) (True if one I/P is True)




$Y = A + B$

0 0 0


0 1 1  
1 0 1  
1 1 1

NOT gate (Complement) opposite



A	Ā
0	1
1	0


NAND



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0


-- = complement

NOR



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0


XOR Gate (A ⊕ B)



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Inputs are same = 0  
If diff = 1

XNOR



$$Y = AB + \bar{A}\bar{B}$$

— (Boolean Expression) — | | | |

$$A + A = A \quad | \quad A \cdot A = A \quad (\text{Idempotent law})$$

$$A + \dots + 1 = 1$$

$$A + \bar{A} = 1; \quad A \cdot 0 = 0 \quad (\text{Identity law})$$

$$A \cdot \bar{A} = 0$$

DeMORGAN'S THEOREM

$$\overline{A+B} = \bar{A}\bar{B}$$

$$\overline{A \cdot B} = \bar{A} + \bar{B}$$

Commutative Law

$$A + B = B + A$$

$$A \cdot B = B \cdot A$$

$$A \oplus B = B \oplus A$$

$$\overline{A \cdot B} = \bar{A} + \bar{B}$$

Associative Law

$$A + (B + C) = (A + B) + C$$

$$A \oplus (B \oplus C) = (A \oplus B) \oplus C$$

$$A(B \cdot C) = (A \cdot B) \cdot C$$

$$A(B \oplus C) = (A \cdot B) \oplus C$$

CK-MAP  
flip flops

Dual form

$+$   $\rightarrow$   $1$

$1$   $\rightarrow$   $0$

Sum of Product  $\Sigma$  (SOP)



$F = ABC + \bar{A}\bar{B}\bar{C} + \dots$  (min terms = 1)

Product of Sum (POS)  $\Pi$

$F = (A+B)(C) \dots (B+A+\bar{C})$

max terms = 0

Mux (Multiplexer)  
combines



$n = \text{Select lines}$


$2^n = \text{inputs}$

output


$n = 3$

$2^3 = 8 \text{ i/p}$


$1 = \text{o/p}$




### Demux



### Encoder (used for producing codes)





### Decoder (Actual VALUE)



$n/p = 2^n = o/p$


$s$  doesn't have select lines



## ADC (Analog to Digital Converter)

### Successive Approximation ADC

- Better Conversion Type
- Doesn't depend on input analog voltage.




Combinational circuit,  
the o/p is only  
dependent on present i/p  
e.g - Adders

sequential circuit,  
o/p depends on the  
present i/p as well as  
previous outputs.  
e.g. counter.

### BCD To 7-segment decoder

→ A digital or binary decoder is a digital combinational logic circuit which can convert one form of digital code into another form

Seven segment displays are widely used in digital clocks, basic calculators etc



for 0

$\overline{f}$  |  $\overline{b}$  | Not  
 $\overline{e}$  |  $\overline{c}$  | needed  
 d

for 1


b  
 c

## K-MAP


used to simplify the boolean expression in pictorial format without using any boolean theorem or exp.

formula =  $2^n = n$  (no. of variables)

$$2^2 = 4$$



$$2^3 = 8$$



AB \ CD	0	1	3	2
4		5	7	6
12		13	15	14
18	9		11	10

A \ BC	0	1	3	2
4		5	7	6

A \ B	0	1
3		2

OR

15 - 1111

AB \ CD	00	01	11	10
00				
01				
11			15	
10				

Rules for Creating  
 No zeroes allowed,  
 Overlapping allowed

$$F(A, B) = \sum(0, 2, 3)$$

A	B	0	1
0	0	1	0
0	1	0	1
1	0	1	1
1	1	0	0

$$F(A, B) = A + B$$

$$F(A, B, C) = \sum(0, 1, 2, 3, 5)$$

$$2^n = n$$

$$2^3 = 8$$

A	B	C	0	1	1	1	0
0	0	0	1	1	1	0	0
0	0	1	1	1	0	1	0
0	1	0	1	1	0	0	1
0	1	1	0	0	1	1	0
1	0	0	0	0	0	0	1
1	0	1	0	0	0	0	0
1	1	0	0	0	0	0	0
1	1	1	0	0	0	0	0

$$A' = 0$$

$$A = 1$$

A	B	C	0	1	0	1	0	1
0	0	0	1	1	0	0	0	0
0	0	1	1	1	0	0	0	0
0	1	0	1	1	0	0	0	0
0	1	1	0	0	1	1	0	0
1	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0

$$F = A' + B'C$$

$$F(A B C D) = \Sigma(0, 1, 4, 5, 8, 9, 12, 13)$$

$$2^m = N$$

$$2^4 = 16$$

AB \ CD	00	01	11	10
00	1	1		
01	1	1		
11	1	1		
10	1	1		

$A' = 0$   
 $A = 1$   
 0 1 3 2  
 4 5 7 6  
 12 13 15 14  
 8 9 11 10

g1

A	B	C	D
<del>0</del>	<del>0</del>	0	<del>0</del>
<del>0</del>	<del>0</del>	0	1
<del>0</del>	1	0	<del>0</del>
<del>0</del>	1	0	1
1	<del>0</del>	0	<del>0</del>
1	<del>0</del>	0	1
1	1	0	<del>0</del>
1	1	0	1

Flip-flop is a sequential circuit that is used to store 1 bit binary data as well as construct a register is called flip-flop.


Two states

Set = (1) current  
Clear = (0) no current

flip flop can be made by  
NOR - (RS)  
NAND - (SR)

J K  
D  
T

Master Slave flip flop



Latches

basic building block of the sequential circuit that is used to construct flip flop.


JF stores 1 bit binary data at a time



Page No. \_\_\_\_\_

Date: / /

& changes its output immediately based on the new input



## ASCII

(American standard Code for information Interchange)

## Boolean laws.

$$x_1 \rightarrow x$$

$$x_0 \rightarrow 0$$

$$x \bar{x} \rightarrow 0$$

$$x x \rightarrow x$$

$$x + 1 = 1$$


$$x + 0 = x$$

$$x + \bar{x} = 1$$

$$x + x = x$$


5 flip.

# Digital electronics - Branch & Digital signals



Number System - count : 02

↳ Representation



MSB (Most significant bit) | 0 | 1 | 0 | LSB (Least significant bit)

12 4 21 0  
000

## Hexadecimal

0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 1004

A, b, c, D, e, f, 13, 14, 15.

12  
01

## Binary Arithmetic

+, -, ~~0~~ ÷, X.

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$

$$1 + 1 = 0 \text{ [carry = 1]}$$

$$\begin{array}{r} 1 \\ + 1 \\ \hline 0 \end{array}$$

## Subtraction

$$0 - 0 = 0$$

$$0 - 1 = 1 \text{ (borrow = 1)}$$

$$1 - 0 = 1$$

$$1 - 1 = 0.$$

## Multiply

$$0 \times 0 = 0$$

$$0 \times 1 = 0$$

$$1 \times 0 = 0$$

$$1 \times 1 = 1$$

## Division

$$0 \div 0 = \text{Not Defined}$$

$$1 \div 1 = 1$$

$$0 \div 1 = 0$$

1's complement (Reverse)


1010101  
 0101010

2's complement - 1 + 1's comp.


0101010

+1  
 0101011

Half Adder



Full Adder



complementation law

$$\overline{\overline{F}} = F$$

$$\overline{\overline{1}} = 1$$

$$x \cdot \overline{x} = 0$$

Logic gates  $\rightarrow$  1 or more I/p but only 1 o/p

Combinational circuits  $\rightarrow$


o/p depends on current I/p

$\rightarrow$  Half Adder / Full Adder  
Multiplier, Decoder

Sequential Circuit —

flip-flops & counters  
depends on present I/p & previous o/p

SR flip-flop



A =  
B =  
C =

# K-MAP

Page No.

Date: / /

## DeMorgan's law

$$\overline{A \cdot B} = \overline{A} + \overline{B}$$

$$\overline{A + B} = \overline{A} \cdot \overline{B}$$

Gray Code - Unit distance Code  
(One bit at a time)

ASCII - American Standard  
Code for information Interchange

1's complement

↳ Reverse the digit

$$101 = 010$$


2's complement = 1's comp + 1

$$010 + 1$$

$$011$$


## Full Adder

↳ Two XOR gates, two And &  
one OR




$$S = A \oplus B \oplus C$$

$$C = AB + BC + AC$$



Race condition of JK flip flop  
 $J=1, K=1$ , the pulse duration  
is too long, the output toggles  
multiple times uncontrollably



3 i/p


SISO - Serial In

Serial Out

PIPO - Parallel In

Parallel Out

=D=11



Page No.

Date: D /

120210


Excess -3 Code →

Gray code - <sup>stores</sup> In one bit


Parity - <sup>extra bit</sup> Used in error correction


weighted  
&

Non-weighted Code - Bits doesn't have positional value



CMOS





- (100 gates)
- SSI  $\rightarrow$  Small Scale Integration
  - (12-100) MSI  $\rightarrow$  Medium Scale
  - (100-1000) LSI  $\rightarrow$  Large scale
  - 10000+ VLSI  $\rightarrow$  Very large Scale

Propagation delay

Fan-Out - The max number of digital inputs that the o/p of a single logic gate can feed


D Type flip flop

$$D=0 \quad Q_n=0$$

$$D=1 \quad Q_{next}=1$$

Captures the value of the D-input at a specific position

S R Latch Logic



Semiconductor Memories — small in size, occupies less space

RAM / ROM < EPROM / EEPROM

Page No. \_\_\_\_\_  
Date: / /

### 4-Bit Ripple counter

An asynchronous counter where the o/p of one flip flop acts as the clock for next

### Convertors

Analog To digital / Digital To analog

Binary Resistor Network  
R-2R Ladder

Shift register - Shifts data

Left Shift  
Right Shift

SISO  
PIPO

Universal Shift register - bidirectional register

uses MUXs, flip flops  
control lines

Counter → counts inputs

MODE → States

Asynchronous

Synchronous  
(Parallel)

clocked by  
same signal  
making them  
faster

Ring Counter - A shift register  
where the output of  
last flip flop is fed back  
to the first

$2^n$  upward & downward

Latch - like swinging door

Synchronous - sequential

Race around conditions

async vs sync

Gates

4 bit adder

Mux

3 to 8 Decoder

D flip flop

Shift Registers

Counters

A/D Converters

JK flip flop

K-Map & logic gate formation

Sync decade counter

Encoder →

ROM

D

D

D

~~D~~

~~D~~

x

~~D~~

~~D~~

PROM → Programmable

flip flop has 2

stable states

weighted & non weighted code

Mux

$(67)_{10} =$

$\bar{A}B\bar{C} + \bar{A}BC + A\bar{B}C + A\bar{B}\bar{C}$

SISO Shift Register


Static VS Dynamic Memory

PIPO shift Register

SHIFT Registers  
Used for arithmetic operations


Flip-flop

binary cell capable of storing one bit of data.  
sequential circuit  
has memory element



SR Flip Flop

The set Reset flip flop is designed with the help of two NOR gates & also two NAND gates




### Truth Table

	S	R	$Q_{N+1}$
	0	0	$Q(N)$ previous op
s/p depends	0	1	0
	1	0	1
	1	1	Invalid

characteristics eqs. :  $Q(N+1) = S + \bar{R}Q(N)$

[ J.k flip flop ] —  
 Refinement of SR flip flop  
 To avoid invalid state



J	K	$Q(N+1)$	
0	0	$Q(N)$	Hold
0	1	0	Clear to 0
1	0	1	Set to 1
1	1	$\bar{Q}(N)$	Toggle

### Characteristic Table


J	K	Q(N)	Q(N+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

$$eqn = Q(N+1) = \overline{J}Q(N) + KQ(N)$$

Delay flip flop (D flip flop)

Transparent latch because in this flop input & output are equal.

SR  $\rightarrow$  D FF by applying inverted between S AND R



T.T

D	Q(N+1)
0	0
1	1


characteristics

D	Q(N)	Q(N+1)
0	0	0
0	1	0
1	0	1
1	1	1

$$Q(N+1) = D$$

T (Toggle) —  
 obtained from JK.

In JK flip flop when inputs J & k connected to provide a single input by T  
 $J = k = T$



T	Q(N)	Q(N+1)
0	Q(N)	Q(N)
1	Q(N)	$\bar{Q}(N)$

characteristics	Q(N)	Q(N+1)
0	0	0
0	1	1
1	0	1
1	1	0

$$Q(N+1) = T(Q(N) + \bar{Q}(N))$$

Flip-Flop  
has a clock  
signal


→ Checks the input  
but changes the  
output only at  
times defined  
by the clock

→ edge triggered  
device

Latch  
doesn't

electronic device,  
changes of immediately  
based on the  
applied signal

No classification  
level triggered



### Counter

Device that stores no. of times  
a particular event or process  
has occurred.

constructed using no. of flip flops  
connected in cascade  
(edge trigger)  
provides clock pulse

Up counter  $\rightarrow$  ascending order  
0, 1, 2, 3

Down - descending

Up/down - both

uses  $\rightarrow$  Digital watches,  
To create time delays  
frequency divider.

— n bit counter —

n flip flops

$2^n$  states


divides input frequency by  $2^n$

Mod-4 counter

$\rightarrow$  States


No. of "

### Synchronous




(~~Low~~ High speed)

### Asynch



(Low speed)

Ripple counters  
& simple




Digital to Analog Converter  
 the circuit that converts  
 digital data to Analog data  
 (decoding)

N-bit input

Two method

weighted D/A

R-2R ladder



$2^4 = 16$  possible Combs

$2^n = \text{states}$

ADC

(Encoding Device)

Simultaneous

converter type

Successive approximation

Dual slope


$$f(ABCD) = \sum m(1, 5, 7, 8, 9, 10, 11, 14, 15)$$

AB \ CD	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$\overline{AB}$	0	1	3	2
$\overline{A}B$	4	5	7	6
$A\bar{B}$	12	13	15	14
$AB$	8	9	11	10

$\overline{AB}, \overline{A}\bar{C}D, B\bar{C}D + AC$

$$F = \overline{AB} + AC + \overline{A}\bar{C}D + B\bar{C}D$$


$$(\overline{AB}) \cdot (\overline{AC}) \cdot (\overline{A}\bar{C}D) \cdot (B\bar{C}D)$$



## K-MAP

A \ B	B'	B
A'	1	1
A	2	3

Three var -



Three var

A \ BC	$\overline{BC}$	$\overline{B}C$	$B\overline{C}$	$BC$
A'	0	1	3	2
A	4	5	7	6

	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

$$F = \sum (0, 2)$$

$$f = A'B' + AB'$$

	A	
A/B	$\bar{B}$	B
$\bar{A}$	0	1
A	1	0

$$F = \bar{B}$$

	B	
A/B	$\bar{B}$	B
$\bar{A}$	0	1
A	1	0

$$F = \bar{B} + \bar{A}$$

$$F = A'B'C' + AB'C'$$

	BC			
A/B	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	$BC$
$\bar{A}$	1	0	0	0
A	0	0	0	0

$$F = \bar{B}\bar{C}$$

$$f(A, B, C) = \sum (0, 2, 4, 5, 6)$$

A \ BC	$\overline{BC}$	$B\overline{C}$	$BC$	$B\overline{C}$
$\overline{A}$	1 <sub>0</sub>	0 <sub>1</sub>	1 <sub>3</sub>	0 <sub>2</sub>
A	1 <sub>4</sub>	1 <sub>5</sub>	0 <sub>7</sub>	1 <sub>6</sub>

A \ BC	$\overline{BC}$	$B\overline{C}$	$BC$	$B\overline{C}$
$\overline{A}$	1 <sub>0</sub>	0 <sub>1</sub>	0 <sub>3</sub>	1 <sub>2</sub>
A	1 <sub>4</sub>	1 <sub>5</sub>	0 <sub>7</sub>	1 <sub>6</sub>

$$\overline{BC} + A + \overline{BC}$$

$$f = A'B'C'D + ABC'D + A'BCD + ABCD + A'B'C'D'$$

AB \ CD	$\overline{C}\overline{D}$	$\overline{C}D$	$CD$	$C\overline{D}$
$\overline{A}\overline{B}$	1 <sub>0</sub>	0 <sub>1</sub>	0 <sub>3</sub>	0 <sub>2</sub>
$\overline{A}B$	0 <sub>4</sub>	1 <sub>5</sub>	1 <sub>7</sub>	0 <sub>6</sub>
$AB$	0 <sub>12</sub>	1 <sub>13</sub>	1 <sub>15</sub>	0 <sub>14</sub>
$A\overline{B}$	0 <sub>8</sub>	0 <sub>9</sub>	0 <sub>11</sub>	0 <sub>10</sub>

$$f = A'B'C'D' + DB$$

$$\Rightarrow A'B'C'D' + DB$$

$$Y = \sum m (0, 1, 3, 4, 5, 7, 9, 11, 13, 15)$$

AB \ CD	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$\bar{A}\bar{B}$	1 0	1 1	1 2	0 2
$\bar{A}B$	0 4	1 5	1 7	0 6
$AB$	0 12	1 13	1 15	0 14
$A\bar{B}$	0 8	1 9	1 11	0 10

$$\bar{A}\bar{B}C + D$$

$$Y = D + \bar{A}\bar{B}C$$


Double  
negation

$$= Y = \overline{\overline{D + \bar{A}\bar{B}C}}$$

demorgan's law


$$= \overline{D} \cdot \overline{\bar{A}\bar{B}C}$$

$$Y = \bar{A}C + \bar{B}C + A\bar{B}\bar{C}$$







# NAND Implementation

$$f = \overline{A + B \cdot C}$$



Or gates - input bubble  
 AND gate - o/p  
 Not gate at bubb  
 double inversion = cancel<sup>let</sup>  
 place equivalent NAND gate<sup>it</sup>




$$\overline{A \cdot B} = \overline{A} + \overline{B}$$

$$\overline{A + B} = \overline{A} \cdot \overline{B}$$

Page No. \_\_\_\_\_  
Date: / /




universal gates  $\left\{ \begin{array}{l} \text{NAND} \\ \text{NOR} \end{array} \right.$

$$f = \overline{A + B \cdot C}$$






basic gates - OR, NOT, AND



Implementing inverter



Implementing AND gate







Implementing OR gate





using NOR Gate  
Not gate

Page No. \_\_\_\_\_

Date: / /



Implementing AND Gate




1 Decoder


Combinational

$n$  input  $2^n$  o/p

one o/p line is active



### Encoder (CLC)



one i/p is active

### Memory Hierarchy

